get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/122186/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 122186,
    "url": "http://patches.dpdk.org/api/patches/122186/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/20230117132619.83712-3-simei.su@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20230117132619.83712-3-simei.su@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20230117132619.83712-3-simei.su@intel.com",
    "date": "2023-01-17T13:26:18",
    "name": "[v2,2/3] net/igc/base: support PTP timesync",
    "commit_ref": null,
    "pull_url": null,
    "state": "accepted",
    "archived": true,
    "hash": "c90919ca67dc96f4e4d1f129e0ff0b3323820771",
    "submitter": {
        "id": 1298,
        "url": "http://patches.dpdk.org/api/people/1298/?format=api",
        "name": "Simei Su",
        "email": "simei.su@intel.com"
    },
    "delegate": {
        "id": 1540,
        "url": "http://patches.dpdk.org/api/users/1540/?format=api",
        "username": "qzhan15",
        "first_name": "Qi",
        "last_name": "Zhang",
        "email": "qi.z.zhang@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/20230117132619.83712-3-simei.su@intel.com/mbox/",
    "series": [
        {
            "id": 26578,
            "url": "http://patches.dpdk.org/api/series/26578/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=26578",
            "date": "2023-01-17T13:26:16",
            "name": "net/igc: support PTP timesync",
            "version": 2,
            "mbox": "http://patches.dpdk.org/series/26578/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/122186/comments/",
    "check": "success",
    "checks": "http://patches.dpdk.org/api/patches/122186/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 63427423FD;\n\tTue, 17 Jan 2023 14:27:12 +0100 (CET)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 5888442D32;\n\tTue, 17 Jan 2023 14:27:02 +0100 (CET)",
            "from mga18.intel.com (mga18.intel.com [134.134.136.126])\n by mails.dpdk.org (Postfix) with ESMTP id 02FA2410DD\n for <dev@dpdk.org>; Tue, 17 Jan 2023 14:27:00 +0100 (CET)",
            "from orsmga002.jf.intel.com ([10.7.209.21])\n by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 17 Jan 2023 05:27:00 -0800",
            "from unknown (HELO npg-dpdk-simeisu-cvl-119d218.sh.intel.com)\n ([10.67.119.208])\n by orsmga002.jf.intel.com with ESMTP; 17 Jan 2023 05:26:58 -0800"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1673962021; x=1705498021;\n h=from:to:cc:subject:date:message-id:in-reply-to: references;\n bh=93BSCUp+mEHJb0gbYju+6anF8YSA3qzSnoFH11jcEoc=;\n b=U+QxT02hANFKmaehDjt/OzFneMTW7/rpRA+YfZC4L4A8iTW6J0YhvfEj\n lI/03+Qol7q7iQqRhxTkaZiZ+QDiVs7bYYwayFUckyectm96N6lWrplCT\n p22tfn1ZMnA4JvS62hvSMMP/4eE1fTP2xMb43uepwH5a8WkYEVQinRdCP\n kX/Jw8VZ7ecFNlkTMqSPwABpOz4YPdPmJXdulT3dtaMaJ/OLYU+hjnHjQ\n TrxXsjTeCOV5xmcTYl/owCweZgw8EsKEXwoXoaWs3Sw6mpaCiGXKnakDY\n WlRYfGusu1TQf9/VAJE3MKOT5v4Gyp3tvKFHsYuMgJMgheSQZE4VQh0QY g==;",
        "X-IronPort-AV": [
            "E=McAfee;i=\"6500,9779,10592\"; a=\"308255774\"",
            "E=Sophos;i=\"5.97,224,1669104000\"; d=\"scan'208\";a=\"308255774\"",
            "E=McAfee;i=\"6500,9779,10592\"; a=\"659392196\"",
            "E=Sophos;i=\"5.97,224,1669104000\"; d=\"scan'208\";a=\"659392196\""
        ],
        "X-ExtLoop1": "1",
        "From": "Simei Su <simei.su@intel.com>",
        "To": "qi.z.zhang@intel.com,\n\tjunfeng.guo@intel.com",
        "Cc": "dev@dpdk.org,\n\twenjun1.wu@intel.com,\n\tSimei Su <simei.su@intel.com>",
        "Subject": "[PATCH v2 2/3] net/igc/base: support PTP timesync",
        "Date": "Tue, 17 Jan 2023 21:26:18 +0800",
        "Message-Id": "<20230117132619.83712-3-simei.su@intel.com>",
        "X-Mailer": "git-send-email 2.9.5",
        "In-Reply-To": "<20230117132619.83712-1-simei.su@intel.com>",
        "References": "<20221220034103.441524-1-simei.su@intel.com>\n <20230117132619.83712-1-simei.su@intel.com>",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Add definitions for timesync enabling.\n\nSigned-off-by: Simei Su <simei.su@intel.com>\n---\n drivers/net/igc/base/igc_defines.h | 11 +++++++++++\n 1 file changed, 11 insertions(+)",
    "diff": "diff --git a/drivers/net/igc/base/igc_defines.h b/drivers/net/igc/base/igc_defines.h\nindex 61964bc..dd7330a 100644\n--- a/drivers/net/igc/base/igc_defines.h\n+++ b/drivers/net/igc/base/igc_defines.h\n@@ -795,6 +795,17 @@\n \n #define TSYNC_INTERRUPTS\tTSINTR_TXTS\n \n+/* Split Replication Receive Control */\n+#define IGC_SRRCTL_TIMESTAMP           0x40000000\n+#define IGC_SRRCTL_TIMER1SEL(timer)    (((timer) & 0x3) << 14)\n+#define IGC_SRRCTL_TIMER0SEL(timer)    (((timer) & 0x3) << 17)\n+\n+/* Sample RX tstamp in PHY sop */\n+#define IGC_TSYNCRXCTL_RXSYNSIG         0x00000400\n+\n+/* Sample TX tstamp in PHY sop */\n+#define IGC_TSYNCTXCTL_TXSYNSIG         0x00000020\n+\n /* TSAUXC Configuration Bits */\n #define TSAUXC_EN_TT0\t(1 << 0)  /* Enable target time 0. */\n #define TSAUXC_EN_TT1\t(1 << 1)  /* Enable target time 1. */\n",
    "prefixes": [
        "v2",
        "2/3"
    ]
}