Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/118517/?format=api
{ "id": 118517, "url": "http://patches.dpdk.org/api/patches/118517/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/1666168884-104665-5-git-send-email-andy.pei@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1666168884-104665-5-git-send-email-andy.pei@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1666168884-104665-5-git-send-email-andy.pei@intel.com", "date": "2022-10-19T08:41:16", "name": "[v9,04/12] vdpa/ifc: write queue count to MQ register", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "d1073453dd7f930ac11de2350c0625810ece604e", "submitter": { "id": 1185, "url": "http://patches.dpdk.org/api/people/1185/?format=api", "name": "Pei, Andy", "email": "andy.pei@intel.com" }, "delegate": { "id": 2642, "url": "http://patches.dpdk.org/api/users/2642/?format=api", "username": "mcoquelin", "first_name": "Maxime", "last_name": "Coquelin", "email": "maxime.coquelin@redhat.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/1666168884-104665-5-git-send-email-andy.pei@intel.com/mbox/", "series": [ { "id": 25297, "url": "http://patches.dpdk.org/api/series/25297/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=25297", "date": "2022-10-19T08:41:12", "name": "vdpa/ifc: add multi queue support", "version": 9, "mbox": "http://patches.dpdk.org/series/25297/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/118517/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/118517/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id DC0C2A0581;\n\tWed, 19 Oct 2022 11:32:12 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 3988B42905;\n\tWed, 19 Oct 2022 11:31:55 +0200 (CEST)", "from mga11.intel.com (mga11.intel.com [192.55.52.93])\n by mails.dpdk.org (Postfix) with ESMTP id 672C14282D\n for <dev@dpdk.org>; Wed, 19 Oct 2022 11:31:53 +0200 (CEST)", "from fmsmga001.fm.intel.com ([10.253.24.23])\n by fmsmga102.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 19 Oct 2022 02:31:47 -0700", "from dpdk-dipei.sh.intel.com ([10.67.110.251])\n by fmsmga001.fm.intel.com with ESMTP; 19 Oct 2022 02:31:46 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1666171913; x=1697707913;\n h=from:to:cc:subject:date:message-id:in-reply-to: references;\n bh=Vw+EQojkuGZtMt5TTcckCCxAzKV7MQu6TroOvfBfjhM=;\n b=fmrU+tRRRgclgoJICza/bnaHGjIsP4FwANb1Weue9NH8Zl1S9dVnkNl9\n f+AWlQffijA38BgaMYifAPanxiNvsTevUbDMiKiU7LsCh8qQPFYQlfcMV\n bPKKTDTfhGgotmZTYqa3SYlepA0BGbYOsD/teKsKaW68aMLkz9kPln8Cx\n vSnuVVhyhzKlHijF5JsYF5i3Wf7/nusNZ8sVDWPzkU2/KjQphN8EhOmk6\n HZYmX6CgYRRlBu75e7RrV+ShY7qd/V9BsppNljrqTuzNZJ/i89J+YDQOw\n utKU5oUvXx7JcQnehC3RBRW33vosjpkgk4dzb022pgoTWrGQPeIeQDYN7 g==;", "X-IronPort-AV": [ "E=McAfee;i=\"6500,9779,10504\"; a=\"303976924\"", "E=Sophos;i=\"5.95,195,1661842800\"; d=\"scan'208\";a=\"303976924\"", "E=McAfee;i=\"6500,9779,10504\"; a=\"771690897\"", "E=Sophos;i=\"5.95,195,1661842800\"; d=\"scan'208\";a=\"771690897\"" ], "X-ExtLoop1": "1", "From": "Andy Pei <andy.pei@intel.com>", "To": "dev@dpdk.org", "Cc": "chenbo.xia@intel.com, rosen.xu@intel.com, wei.huang@intel.com,\n gang.cao@intel.com, maxime.coquelin@redhat.com", "Subject": "[PATCH v9 04/12] vdpa/ifc: write queue count to MQ register", "Date": "Wed, 19 Oct 2022 16:41:16 +0800", "Message-Id": "<1666168884-104665-5-git-send-email-andy.pei@intel.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1666168884-104665-1-git-send-email-andy.pei@intel.com>", "References": "<1661229305-240952-2-git-send-email-andy.pei@intel.com>\n <1666168884-104665-1-git-send-email-andy.pei@intel.com>", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Write queue count to IFCVF_MQ_OFFSET register\nto enable multi-queue feature.\n\nSigned-off-by: Andy Pei <andy.pei@intel.com>\nSigned-off-by: Huang Wei <wei.huang@intel.com>\nReviewed-by: Chenbo Xia <chenbo.xia@intel.com>\n---\n drivers/vdpa/ifc/base/ifcvf.c | 32 ++++++++++++++++++++++++++++++++\n 1 file changed, 32 insertions(+)", "diff": "diff --git a/drivers/vdpa/ifc/base/ifcvf.c b/drivers/vdpa/ifc/base/ifcvf.c\nindex 81c68c0..b377126 100644\n--- a/drivers/vdpa/ifc/base/ifcvf.c\n+++ b/drivers/vdpa/ifc/base/ifcvf.c\n@@ -202,6 +202,37 @@\n \tIFCVF_WRITE_REG32(val >> 32, hi);\n }\n \n+STATIC void\n+ifcvf_enable_mq(struct ifcvf_hw *hw)\n+{\n+\tu8 *mq_cfg;\n+\tu8 qid;\n+\tint nr_queue = 0;\n+\n+\tfor (qid = 0; qid < hw->nr_vring; qid++) {\n+\t\tif (!hw->vring[qid].enable)\n+\t\t\tcontinue;\n+\t\tnr_queue++;\n+\t}\n+\n+\tif (nr_queue == 0) {\n+\t\tWARNINGOUT(\"no enabled vring\\n\");\n+\t\treturn;\n+\t}\n+\n+\tmq_cfg = hw->mq_cfg;\n+\tif (mq_cfg) {\n+\t\tif (hw->device_type == IFCVF_BLK) {\n+\t\t\t*(u32 *)mq_cfg = nr_queue;\n+\t\t\tRTE_LOG(INFO, PMD, \"%d queues are enabled\\n\", nr_queue);\n+\t\t} else {\n+\t\t\t*(u32 *)mq_cfg = nr_queue / 2;\n+\t\t\tRTE_LOG(INFO, PMD, \"%d queue pairs are enabled\\n\",\n+\t\t\t\tnr_queue / 2);\n+\t\t}\n+\t}\n+}\n+\n STATIC int\n ifcvf_hw_enable(struct ifcvf_hw *hw)\n {\n@@ -219,6 +250,7 @@\n \t\treturn -1;\n \t}\n \n+\tifcvf_enable_mq(hw);\n \tfor (i = 0; i < hw->nr_vring; i++) {\n \t\tIFCVF_WRITE_REG16(i, &cfg->queue_select);\n \t\tio_write64_twopart(hw->vring[i].desc, &cfg->queue_desc_lo,\n", "prefixes": [ "v9", "04/12" ] }