Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/118214/?format=api
{ "id": 118214, "url": "http://patches.dpdk.org/api/patches/118214/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20221014114833.13389-14-valex@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20221014114833.13389-14-valex@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20221014114833.13389-14-valex@nvidia.com", "date": "2022-10-14T11:48:28", "name": "[v3,13/18] net/mlx5/hws: Add HWS table object", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "9791a1e2ecdeb78c5297429dfbc0c403fa274881", "submitter": { "id": 2858, "url": "http://patches.dpdk.org/api/people/2858/?format=api", "name": "Alex Vesker", "email": "valex@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20221014114833.13389-14-valex@nvidia.com/mbox/", "series": [ { "id": 25236, "url": "http://patches.dpdk.org/api/series/25236/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=25236", "date": "2022-10-14T11:48:15", "name": "net/mlx5: Add HW steering low level support", "version": 3, "mbox": "http://patches.dpdk.org/series/25236/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/118214/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/118214/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id ECC9AA00C2;\n\tFri, 14 Oct 2022 13:51:01 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id F235142DF3;\n\tFri, 14 Oct 2022 13:49:48 +0200 (CEST)", "from NAM11-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam11on2045.outbound.protection.outlook.com [40.107.223.45])\n by mails.dpdk.org (Postfix) with ESMTP id 8914942E03\n for <dev@dpdk.org>; Fri, 14 Oct 2022 13:49:47 +0200 (CEST)", "from MW4PR02CA0021.namprd02.prod.outlook.com (2603:10b6:303:16d::31)\n by LV2PR12MB5824.namprd12.prod.outlook.com (2603:10b6:408:176::19)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.22; Fri, 14 Oct\n 2022 11:49:45 +0000", "from CO1NAM11FT071.eop-nam11.prod.protection.outlook.com\n (2603:10b6:303:16d:cafe::f0) by MW4PR02CA0021.outlook.office365.com\n (2603:10b6:303:16d::31) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5709.22 via Frontend\n Transport; Fri, 14 Oct 2022 11:49:44 +0000", "from mail.nvidia.com (216.228.117.161) by\n CO1NAM11FT071.mail.protection.outlook.com (10.13.175.56) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5723.20 via Frontend Transport; Fri, 14 Oct 2022 11:49:44 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.26; Fri, 14 Oct\n 2022 04:49:35 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Fri, 14 Oct\n 2022 04:49:32 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=cTweZfP6tTpRGfhllQQq/U6clRTbiIrscL4/ej0dpzmOkNmHsDrGiFYuG8LLZK0iOdkuLON2z3lfOfg9C2EuxeDRsrtLz2mqSHz+HaktC53nEsao1yWq8JjFYKbn1uVhapIarTJlP4k3eB/Itr1Ob4IrQaOfDj5qkz6lknAqOzickp5O9eI2Zay05TwidNXONVw79E79o4plBtutPFUEEwLYnMYJstTYABqGff8OL0bcVHSIR15Pojo71U2aHuj/HFYIEMAo7bN4nBWePsmBYY0Hoj2cbZogKjmDnTDU0OchkpCtgHy7MJbeJ1eALWz/X0C8DeF+Kv77IlPi1PVEzg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=LB6Dd8jDR97FcOAdD1772udo4FwYMHPq20KW/o5z2Xs=;\n b=BT2IeO9sOsFXxDLIqR6zIJMvjYYk+RIYNJQTC3FUA1goaYjm8x7F40VHfzBN/TZWJREeLMhpdF3dLaPqGFV82GcjZVBC08a8HuxuhCBVFwIOleNDFSt+AhN0Fz4Hg0ZsVGPOC/B9yQ7n8i5qx0Ct9sEv0TSv3XekQ5hu5ENJfYZf14Xu4Ok89DoJxib0e+vKqR/hEJoSs6LBTGqsw+QalVyY1nXDbjMiEZmM2EEtBakIRzedpILEOAGDXY4MEzHj6+8Eek9+wi+lvCEQZ4/kuqQKpNR2S4sCWow88ZOBBcfmdY5vRLiemm7mvFXvJY17W1pOicxq8y2pKS9WmHJfiA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=LB6Dd8jDR97FcOAdD1772udo4FwYMHPq20KW/o5z2Xs=;\n b=Oy18kWWJdoEQC7UyN3Bi507b60uoC26ZBjZLTGZ6++bBL2u0fVxIW6TXGUw97tTJAx8VPqfAIS+pojkUbtWAITADn/439mdxE38Y9hpsnW6RaVuegUHWEI1ejJxEmo19n0IRy/6i/Bf3uLijEWS0NAzNvaD1Wmh3vUc6M6tF+cQIGO1V2URGZeecobCxR4ChY9E1mOvVzpujQ7HTllaDO40k8zRRkKzeYA84ed40lco8bwXCMpCWGNK7+nt1uG/kdpOvRr+GzqEn0EE+bx9771dk4qVhzZdI5SlpQocELR/Q/KjKKEor5Zf6I1ymYxCRwWiiXoP0HIvVXpOHro2a7A==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Alex Vesker <valex@nvidia.com>", "To": "<valex@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>,\n <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>", "CC": "<dev@dpdk.org>, <orika@nvidia.com>, Erez Shitrit <erezsh@nvidia.com>", "Subject": "[v3 13/18] net/mlx5/hws: Add HWS table object", "Date": "Fri, 14 Oct 2022 14:48:28 +0300", "Message-ID": "<20221014114833.13389-14-valex@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "In-Reply-To": "<20221014114833.13389-1-valex@nvidia.com>", "References": "<20220922190345.394-1-valex@nvidia.com>\n <20221014114833.13389-1-valex@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CO1NAM11FT071:EE_|LV2PR12MB5824:EE_", "X-MS-Office365-Filtering-Correlation-Id": "da507ad4-c56c-4b06-80ca-08daadda2fe8", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n e15RqUkbg+U0uq2Hj2UHFNRW0JidbCeLYKTrzZonVXCZduXintj6rsNtE1bMGdRmEvUbmCImmo60cMNLQBIz+xrObusCXXelpSR02kkCdkKIQ8fz31izwT2jiMKo/Xde3twEzeCufrWalAYqSNvKtq8ickAZBA/BHZYUF9BmYqaHdJBn1Wns6WJ/z/RtPxZKQLQik/lER5u6uvT9AAfwJ3MTuMp2lUCFuElu8MFQaYsAmpNdzpxbarLkI4oqBAZU1txGtKsu+4FoYdrpYojTyy6AYay6YxnMsfd8nrMbpm9NaSUzABywHGuSYrznIBIblhe88870wDp4C4W7oylBOn5rvufFDIOpQ7O7KA3D21SjoVe1b7P5ojbi07rQixkT6cp94jniT1EmpW1wqoUd1WULbcCaEmhCD5+dXO4EpxqY8+V4vC6X5kGpl355EtxGyWJpqYSKhPmTBHnEaqht3iBXWobSazXDUJLrTyUf+nGxePsTWozIIBg8RZNOq1x4KOHq/xU76dZcTFgLfZvBP3xbsClne+AJ3Ps3YPt8K2hXrCqoyWfSMfMZ4v2oE88i/BqCawSG8PN5+IQ7NeiM7qTYV8OvPHPip3ESA3S8BEamPJRSNouazZt6bK6g5niwYx+iNwRLCnIRpIRxkJu+vevgkCpoeBq3lW0Yk3UhDMFALbxieyP3FR3s14vpk9Ty8dwNG+VHpc+bty9SyKeSNwEouJE6QAwqbHm78hxzxMBNImB7/7a3ta6v9qxj8bJhn1IWDkVJhO7YvCdZfHp6Dg==", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230022)(4636009)(346002)(136003)(396003)(39860400002)(376002)(451199015)(36840700001)(46966006)(40470700004)(426003)(478600001)(110136005)(54906003)(316002)(6636002)(4326008)(40480700001)(8676002)(70206006)(70586007)(6666004)(107886003)(6286002)(41300700001)(26005)(7696005)(82310400005)(36756003)(8936002)(5660300002)(86362001)(356005)(1076003)(16526019)(186003)(7636003)(336012)(82740400003)(47076005)(2906002)(40460700003)(2616005)(55016003)(36860700001)(83380400001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "14 Oct 2022 11:49:44.3651 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n da507ad4-c56c-4b06-80ca-08daadda2fe8", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT071.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "LV2PR12MB5824", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "HWS table resides under the context object, each context can\nhave multiple tables with different steering types RX/TX/FDB.\nThe table is not only a logical object but it is also represented\nin the HW, packets can be steered to the table and from there\nto other tables.\n\nSigned-off-by: Erez Shitrit <erezsh@nvidia.com>\nSigned-off-by: Alex Vesker <valex@nvidia.com>\n---\n drivers/net/mlx5/hws/mlx5dr_table.c | 248 ++++++++++++++++++++++++++++\n drivers/net/mlx5/hws/mlx5dr_table.h | 44 +++++\n 2 files changed, 292 insertions(+)\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_table.c\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_table.h", "diff": "diff --git a/drivers/net/mlx5/hws/mlx5dr_table.c b/drivers/net/mlx5/hws/mlx5dr_table.c\nnew file mode 100644\nindex 0000000000..d3f77e4780\n--- /dev/null\n+++ b/drivers/net/mlx5/hws/mlx5dr_table.c\n@@ -0,0 +1,248 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright (c) 2022 NVIDIA Corporation & Affiliates\n+ */\n+\n+#include \"mlx5dr_internal.h\"\n+\n+static void mlx5dr_table_init_next_ft_attr(struct mlx5dr_table *tbl,\n+\t\t\t\t\t struct mlx5dr_cmd_ft_create_attr *ft_attr)\n+{\n+\tft_attr->type = tbl->fw_ft_type;\n+\tif (tbl->type == MLX5DR_TABLE_TYPE_FDB)\n+\t\tft_attr->level = tbl->ctx->caps->fdb_ft.max_level - 1;\n+\telse\n+\t\tft_attr->level = tbl->ctx->caps->nic_ft.max_level - 1;\n+\tft_attr->rtc_valid = true;\n+}\n+\n+/* Call this under ctx->ctrl_lock */\n+static int\n+mlx5dr_table_up_default_fdb_miss_tbl(struct mlx5dr_table *tbl)\n+{\n+\tstruct mlx5dr_cmd_ft_create_attr ft_attr = {0};\n+\tstruct mlx5dr_cmd_forward_tbl *default_miss;\n+\tstruct mlx5dr_context *ctx = tbl->ctx;\n+\tuint8_t tbl_type = tbl->type;\n+\tuint32_t vport;\n+\n+\tif (tbl->type != MLX5DR_TABLE_TYPE_FDB)\n+\t\treturn 0;\n+\n+\tif (ctx->common_res[tbl_type].default_miss) {\n+\t\tctx->common_res[tbl_type].default_miss->refcount++;\n+\t\treturn 0;\n+\t}\n+\n+\tft_attr.type = tbl->fw_ft_type;\n+\tft_attr.level = tbl->ctx->caps->fdb_ft.max_level; /* The last level */\n+\tft_attr.rtc_valid = false;\n+\n+\tassert(ctx->caps->eswitch_manager);\n+\tvport = ctx->caps->eswitch_manager_vport_number;\n+\n+\tdefault_miss = mlx5dr_cmd_miss_ft_create(ctx->ibv_ctx, &ft_attr, vport);\n+\tif (!default_miss) {\n+\t\tDR_LOG(ERR, \"Failed to default miss table type: 0x%x\", tbl_type);\n+\t\treturn rte_errno;\n+\t}\n+\n+\tctx->common_res[tbl_type].default_miss = default_miss;\n+\tctx->common_res[tbl_type].default_miss->refcount++;\n+\treturn 0;\n+}\n+\n+/* Called under pthread_spin_lock(&ctx->ctrl_lock) */\n+static void mlx5dr_table_down_default_fdb_miss_tbl(struct mlx5dr_table *tbl)\n+{\n+\tstruct mlx5dr_cmd_forward_tbl *default_miss;\n+\tstruct mlx5dr_context *ctx = tbl->ctx;\n+\tuint8_t tbl_type = tbl->type;\n+\n+\tif (tbl->type != MLX5DR_TABLE_TYPE_FDB)\n+\t\treturn;\n+\n+\tdefault_miss = ctx->common_res[tbl_type].default_miss;\n+\tif (--default_miss->refcount)\n+\t\treturn;\n+\n+\tmlx5dr_cmd_miss_ft_destroy(default_miss);\n+\n+\tsimple_free(default_miss);\n+\tctx->common_res[tbl_type].default_miss = NULL;\n+}\n+\n+static int\n+mlx5dr_table_connect_to_default_miss_tbl(struct mlx5dr_table *tbl,\n+\t\t\t\t\t struct mlx5dr_devx_obj *ft)\n+{\n+\tstruct mlx5dr_cmd_ft_modify_attr ft_attr = {0};\n+\tint ret;\n+\n+\tassert(tbl->type == MLX5DR_TABLE_TYPE_FDB);\n+\n+\tmlx5dr_cmd_set_attr_connect_miss_tbl(tbl->ctx,\n+\t\t\t\t\t tbl->fw_ft_type,\n+\t\t\t\t\t tbl->type,\n+\t\t\t\t\t &ft_attr);\n+\n+\t/* Connect to next */\n+\tret = mlx5dr_cmd_flow_table_modify(ft, &ft_attr);\n+\tif (ret) {\n+\t\tDR_LOG(ERR, \"Failed to connect FT to default FDB FT\");\n+\t\treturn errno;\n+\t}\n+\n+\treturn 0;\n+}\n+\n+struct mlx5dr_devx_obj *\n+mlx5dr_table_create_default_ft(struct mlx5dr_table *tbl)\n+{\n+\tstruct mlx5dr_cmd_ft_create_attr ft_attr = {0};\n+\tstruct mlx5dr_devx_obj *ft_obj;\n+\tint ret;\n+\n+\tmlx5dr_table_init_next_ft_attr(tbl, &ft_attr);\n+\n+\tft_obj = mlx5dr_cmd_flow_table_create(tbl->ctx->ibv_ctx, &ft_attr);\n+\tif (ft_obj && tbl->type == MLX5DR_TABLE_TYPE_FDB) {\n+\t\t/* Take/create ref over the default miss */\n+\t\tret = mlx5dr_table_up_default_fdb_miss_tbl(tbl);\n+\t\tif (ret) {\n+\t\t\tDR_LOG(ERR, \"Failed to get default fdb miss\");\n+\t\t\tgoto free_ft_obj;\n+\t\t}\n+\t\tret = mlx5dr_table_connect_to_default_miss_tbl(tbl, ft_obj);\n+\t\tif (ret) {\n+\t\t\tDR_LOG(ERR, \"Failed connecting to default miss tbl\");\n+\t\t\tgoto down_miss_tbl;\n+\t\t}\n+\t}\n+\n+\treturn ft_obj;\n+\n+down_miss_tbl:\n+\tmlx5dr_table_down_default_fdb_miss_tbl(tbl);\n+free_ft_obj:\n+\tmlx5dr_cmd_destroy_obj(ft_obj);\n+\treturn NULL;\n+}\n+\n+void mlx5dr_table_destroy_default_ft(struct mlx5dr_table *tbl,\n+\t\t\t\t struct mlx5dr_devx_obj *ft_obj)\n+{\n+\tmlx5dr_table_down_default_fdb_miss_tbl(tbl);\n+\tmlx5dr_cmd_destroy_obj(ft_obj);\n+}\n+\n+static int mlx5dr_table_init(struct mlx5dr_table *tbl)\n+{\n+\tstruct mlx5dr_context *ctx = tbl->ctx;\n+\tint ret;\n+\n+\tif (mlx5dr_table_is_root(tbl))\n+\t\treturn 0;\n+\n+\tif (!(tbl->ctx->flags & MLX5DR_CONTEXT_FLAG_HWS_SUPPORT)) {\n+\t\tDR_LOG(ERR, \"HWS not supported, cannot create mlx5dr_table\");\n+\t\trte_errno = EOPNOTSUPP;\n+\t\treturn rte_errno;\n+\t}\n+\n+\tswitch (tbl->type) {\n+\tcase MLX5DR_TABLE_TYPE_NIC_RX:\n+\t\ttbl->fw_ft_type = FS_FT_NIC_RX;\n+\t\tbreak;\n+\tcase MLX5DR_TABLE_TYPE_NIC_TX:\n+\t\ttbl->fw_ft_type = FS_FT_NIC_TX;\n+\t\tbreak;\n+\tcase MLX5DR_TABLE_TYPE_FDB:\n+\t\ttbl->fw_ft_type = FS_FT_FDB;\n+\t\tbreak;\n+\tdefault:\n+\t\tassert(0);\n+\t\tbreak;\n+\t}\n+\n+\tpthread_spin_lock(&ctx->ctrl_lock);\n+\ttbl->ft = mlx5dr_table_create_default_ft(tbl);\n+\tif (!tbl->ft) {\n+\t\tDR_LOG(ERR, \"Failed to create flow table devx object\");\n+\t\tpthread_spin_unlock(&ctx->ctrl_lock);\n+\t\treturn rte_errno;\n+\t}\n+\n+\tret = mlx5dr_action_get_default_stc(ctx, tbl->type);\n+\tif (ret)\n+\t\tgoto tbl_destroy;\n+\tpthread_spin_unlock(&ctx->ctrl_lock);\n+\n+\treturn 0;\n+\n+tbl_destroy:\n+\tmlx5dr_table_destroy_default_ft(tbl, tbl->ft);\n+\tpthread_spin_unlock(&ctx->ctrl_lock);\n+\treturn rte_errno;\n+}\n+\n+static void mlx5dr_table_uninit(struct mlx5dr_table *tbl)\n+{\n+\tif (mlx5dr_table_is_root(tbl))\n+\t\treturn;\n+\tpthread_spin_lock(&tbl->ctx->ctrl_lock);\n+\tmlx5dr_action_put_default_stc(tbl->ctx, tbl->type);\n+\tmlx5dr_table_destroy_default_ft(tbl, tbl->ft);\n+\tpthread_spin_unlock(&tbl->ctx->ctrl_lock);\n+}\n+\n+struct mlx5dr_table *mlx5dr_table_create(struct mlx5dr_context *ctx,\n+\t\t\t\t\t struct mlx5dr_table_attr *attr)\n+{\n+\tstruct mlx5dr_table *tbl;\n+\tint ret;\n+\n+\tif (attr->type > MLX5DR_TABLE_TYPE_FDB) {\n+\t\tDR_LOG(ERR, \"Invalid table type %d\", attr->type);\n+\t\treturn NULL;\n+\t}\n+\n+\ttbl = simple_malloc(sizeof(*tbl));\n+\tif (!tbl) {\n+\t\trte_errno = ENOMEM;\n+\t\treturn NULL;\n+\t}\n+\n+\ttbl->ctx = ctx;\n+\ttbl->type = attr->type;\n+\ttbl->level = attr->level;\n+\tLIST_INIT(&tbl->head);\n+\n+\tret = mlx5dr_table_init(tbl);\n+\tif (ret) {\n+\t\tDR_LOG(ERR, \"Failed to initialise table\");\n+\t\tgoto free_tbl;\n+\t}\n+\n+\tpthread_spin_lock(&ctx->ctrl_lock);\n+\tLIST_INSERT_HEAD(&ctx->head, tbl, next);\n+\tpthread_spin_unlock(&ctx->ctrl_lock);\n+\n+\treturn tbl;\n+\n+free_tbl:\n+\tsimple_free(tbl);\n+\treturn NULL;\n+}\n+\n+int mlx5dr_table_destroy(struct mlx5dr_table *tbl)\n+{\n+\tstruct mlx5dr_context *ctx = tbl->ctx;\n+\n+\tpthread_spin_lock(&ctx->ctrl_lock);\n+\tLIST_REMOVE(tbl, next);\n+\tpthread_spin_unlock(&ctx->ctrl_lock);\n+\tmlx5dr_table_uninit(tbl);\n+\tsimple_free(tbl);\n+\n+\treturn 0;\n+}\ndiff --git a/drivers/net/mlx5/hws/mlx5dr_table.h b/drivers/net/mlx5/hws/mlx5dr_table.h\nnew file mode 100644\nindex 0000000000..786dddfaa4\n--- /dev/null\n+++ b/drivers/net/mlx5/hws/mlx5dr_table.h\n@@ -0,0 +1,44 @@\n+/* SPDX-License-Identifier: BSD-3-Clause\n+ * Copyright (c) 2022 NVIDIA Corporation & Affiliates\n+ */\n+\n+#ifndef MLX5DR_TABLE_H_\n+#define MLX5DR_TABLE_H_\n+\n+#define MLX5DR_ROOT_LEVEL 0\n+\n+struct mlx5dr_table {\n+\tstruct mlx5dr_context *ctx;\n+\tstruct mlx5dr_devx_obj *ft;\n+\tenum mlx5dr_table_type type;\n+\tuint32_t fw_ft_type;\n+\tuint32_t level;\n+\tLIST_HEAD(matcher_head, mlx5dr_matcher) head;\n+\tLIST_ENTRY(mlx5dr_table) next;\n+};\n+\n+static inline\n+uint32_t mlx5dr_table_get_res_fw_ft_type(enum mlx5dr_table_type tbl_type,\n+\t\t\t\t\t bool is_mirror)\n+{\n+\tif (tbl_type == MLX5DR_TABLE_TYPE_NIC_RX)\n+\t\treturn FS_FT_NIC_RX;\n+\telse if (tbl_type == MLX5DR_TABLE_TYPE_NIC_TX)\n+\t\treturn FS_FT_NIC_TX;\n+\telse if (tbl_type == MLX5DR_TABLE_TYPE_FDB)\n+\t\treturn is_mirror ? FS_FT_FDB_TX : FS_FT_FDB_RX;\n+\n+\tassert(0);\n+\treturn 0;\n+}\n+\n+static inline bool mlx5dr_table_is_root(struct mlx5dr_table *tbl)\n+{\n+\treturn (tbl->level == MLX5DR_ROOT_LEVEL);\n+}\n+\n+struct mlx5dr_devx_obj *mlx5dr_table_create_default_ft(struct mlx5dr_table *tbl);\n+\n+void mlx5dr_table_destroy_default_ft(struct mlx5dr_table *tbl,\n+\t\t\t\t struct mlx5dr_devx_obj *ft_obj);\n+#endif /* MLX5DR_TABLE_H_ */\n", "prefixes": [ "v3", "13/18" ] }