Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/118206/?format=api
{ "id": 118206, "url": "http://patches.dpdk.org/api/patches/118206/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20221014114833.13389-6-valex@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20221014114833.13389-6-valex@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20221014114833.13389-6-valex@nvidia.com", "date": "2022-10-14T11:48:20", "name": "[v3,05/18] common/mlx5: query set capability of registers", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "8099f81b6b600b29bdd131544dda5eadbe243022", "submitter": { "id": 2858, "url": "http://patches.dpdk.org/api/people/2858/?format=api", "name": "Alex Vesker", "email": "valex@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20221014114833.13389-6-valex@nvidia.com/mbox/", "series": [ { "id": 25236, "url": "http://patches.dpdk.org/api/series/25236/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=25236", "date": "2022-10-14T11:48:15", "name": "net/mlx5: Add HW steering low level support", "version": 3, "mbox": "http://patches.dpdk.org/series/25236/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/118206/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/118206/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id DD02CA00C2;\n\tFri, 14 Oct 2022 13:49:49 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 0774642DB9;\n\tFri, 14 Oct 2022 13:49:28 +0200 (CEST)", "from NAM11-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam11on2061.outbound.protection.outlook.com [40.107.223.61])\n by mails.dpdk.org (Postfix) with ESMTP id E29F642DA3\n for <dev@dpdk.org>; Fri, 14 Oct 2022 13:49:24 +0200 (CEST)", "from MW4P221CA0012.NAMP221.PROD.OUTLOOK.COM (2603:10b6:303:8b::17)\n by BY5PR12MB4114.namprd12.prod.outlook.com (2603:10b6:a03:20c::12) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.29; Fri, 14 Oct\n 2022 11:49:22 +0000", "from CO1NAM11FT111.eop-nam11.prod.protection.outlook.com\n (2603:10b6:303:8b:cafe::c9) by MW4P221CA0012.outlook.office365.com\n (2603:10b6:303:8b::17) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5723.30 via Frontend\n Transport; Fri, 14 Oct 2022 11:49:22 +0000", "from mail.nvidia.com (216.228.117.161) by\n CO1NAM11FT111.mail.protection.outlook.com (10.13.174.61) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.5723.20 via Frontend Transport; Fri, 14 Oct 2022 11:49:22 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.26; Fri, 14 Oct\n 2022 04:49:13 -0700", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.29; Fri, 14 Oct\n 2022 04:49:10 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=S/Ha9ayBCnYre6bYxAuhRpMq6daB5Fm/MhVOHGWH9Aq58/pC3oaIZDRo+PeU/JE4DTs4uY6gV64R1RUUsz9aY0iztwb2rXoIoXG5a73O2jGSJ2UsSpRRQljzkf7q0fvcOa8UU8SlxvauMPJvLivUt62yJwVSBLJmopefXSxEw+x2Ye3/jzoiXnHPDGSnsrU60hHGOrNUIwou0hGHJtGIzuk5XMhPGsT87zSxOawpeiFBfvKD1SDkuDiX2RPuFgTXQXdcj+RKsMzHRRyAP3IElbuUZD/Naz1s37239xwtJVtJVILhuji6xxprlypUbVBaa61r62Zd88Rz4+8TB40sYQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=P6YPqGsmLvUPm8AbOHwD51VmCPEC60NjyRHq+Fzx7o8=;\n b=gkl0lFsO/mHl3bGZjI76IlqJa/84IoXIKkkVYWyap1aXFdlsX/bk9RfDwBS68cbvI03H+bW8mdYUdyMidLk3r1S1UR5uz7byJK04V55uY++lQRzDHvzVCeGdzmrPUPd7/G5zoVizlaQyfqYlXEOav3N/DUSboB0s7OJ3dD7Q1lYz/c7a/M4++9ZbyaO+aTOISL6sZQhBXn9HmQsjLnbucgsBMotmWZc8cZe1HDanPfqfRX6ZsxWmfbo1JsAYWCJG9GTPlq3xoofmIvuRAtffQR30SpmgOoFfiE6eL2EgYghmfTHP/kHW7InfyqnwmO33BPtkczTBQ33EmmryZFTb2A==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=P6YPqGsmLvUPm8AbOHwD51VmCPEC60NjyRHq+Fzx7o8=;\n b=KRHa1HSCIMgOig7KOJii+wS6ieTMnnYCK8bOMSg0JfYLNb6AorMEVeSi3AvQdi/yTudqXMO/MjXkQf+lcv5/ByH4x52A70lb5oIc8IGmBWZEdiV4a9V9SghtLVbNVBw22akG+ikCaMwQkLA/9bjdtlZ1vuYmAXKmtGJAOKbUmXj3KMJazfP8zBTZBWcoJ0PMGg78pzdNP0DKMDlm6xc5xBzMEtAc00NYTPr9jWB4fut03/A7d1K15u4Enz/nEQos5OIf1E7bZ41vDGp15mxgIIYKag60JjJLR1q2lvCc0vdBjw6xX7S3/5SrG9712o7I3Lt23i5bx6WbK/ZcN3/Ikg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Alex Vesker <valex@nvidia.com>", "To": "<valex@nvidia.com>, <viacheslavo@nvidia.com>, <thomas@monjalon.net>,\n <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>", "CC": "<dev@dpdk.org>, <orika@nvidia.com>, Bing Zhao <bingz@nvidia.com>", "Subject": "[v3 05/18] common/mlx5: query set capability of registers", "Date": "Fri, 14 Oct 2022 14:48:20 +0300", "Message-ID": "<20221014114833.13389-6-valex@nvidia.com>", "X-Mailer": "git-send-email 2.18.1", "In-Reply-To": "<20221014114833.13389-1-valex@nvidia.com>", "References": "<20220922190345.394-1-valex@nvidia.com>\n <20221014114833.13389-1-valex@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail202.nvidia.com (10.129.68.7) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CO1NAM11FT111:EE_|BY5PR12MB4114:EE_", "X-MS-Office365-Filtering-Correlation-Id": "9b395b78-5e2a-44c7-12de-08daadda22d4", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n fegZjhHf1g4iUlNblnxlU8/jWWczZws7hfa/QPR+Vkyb/k5WLHdjEdP61TkhgM4IXliwaZxz1ZDSs92mkciP6M+ktT0bL0FwlKRq55FS581GpoBMMT2sjZpA1mg8QIp/yNrDkR/WyQ2phr/xLCjmLryzuvEzuD6Ud3DSZiqClQPhfm7OQIV57VA0sFDFACz32iseYVdxU3jjBfxh2vi8ZvgXry+yd7n+OX9v+Vp/s5Q+CLDnvJIaLqvWsev3Ua5LqsRkLKsf9Gk77AUIpJ9xDg9MLxKqCSNL/6IjcE1Fh4iUxJoLiyPV9YdIbekyf855kSN9Yx7sPFPEYv+BmhaBYAOjfa9nhEyBPRp9xurAfPlVRd73nPZMPPRBJSq4QT/TWUk1fRkNLDTDmyRITexf1upJNT8yht4j2hwnucX/Bqz9ZZkkP9UiJeni8djuRzTF4ADefdgFQGnDl0VZtqStgi6mveKLC49IdsVIk+MA8XWsprNRU+0S4M2r1iKyxkIgmyxdyQEoia1eQU9x9tRyFRJxxy71iABEwTTegX8jwobrn8GBNmgx4Rkcxd6Y1kG02vaqV47asbV3p7AadMGG5mf8qpJP2SamlV5l+9SpODwzLfmf30mzNk+SvZ+OwJYZlw56/G6NQI2bKLfxH6LypLYyT0cEZKvJYSpaR1qM8M68ycRsGT3QDxuDiz/hLNWgbP3yktETtOi8DBZZ2ABx9cFkMAT9aoJTKErM+KpAyi4zsUqHvPvJbbuAGzSHBixP6DzMMTqCMk8CDzM2+Ed2YA==", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230022)(4636009)(39860400002)(396003)(346002)(136003)(376002)(451199015)(46966006)(36840700001)(40470700004)(6666004)(2616005)(26005)(6286002)(36860700001)(55016003)(107886003)(83380400001)(40480700001)(426003)(47076005)(186003)(1076003)(2906002)(5660300002)(7696005)(16526019)(336012)(40460700003)(478600001)(82310400005)(110136005)(54906003)(6636002)(316002)(41300700001)(8936002)(70206006)(70586007)(4326008)(8676002)(86362001)(36756003)(7636003)(356005)(82740400003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "14 Oct 2022 11:49:22.4052 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 9b395b78-5e2a-44c7-12de-08daadda22d4", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT111.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BY5PR12MB4114", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Bing Zhao <bingz@nvidia.com>\n\nIn the flow table capabilities, new fields are added to query the\ncapability to set, add, copy to a REG_C_x.\n\nThe set capability are queried and saved for the future usage.\n\nSigned-off-by: Bing Zhao <bingz@nvidia.com>\n---\n drivers/common/mlx5/mlx5_devx_cmds.c | 30 +++++++++++++++++++\n drivers/common/mlx5/mlx5_devx_cmds.h | 2 ++\n drivers/common/mlx5/mlx5_prm.h | 45 +++++++++++++++++++++++++---\n 3 files changed, 73 insertions(+), 4 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_devx_cmds.c b/drivers/common/mlx5/mlx5_devx_cmds.c\nindex 76f0b6724f..9c185366d0 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.c\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.c\n@@ -1064,6 +1064,24 @@ mlx5_devx_cmd_query_hca_attr(void *ctx,\n \tattr->modify_outer_ip_ecn = MLX5_GET\n \t\t(flow_table_nic_cap, hcattr,\n \t\t ft_header_modify_nic_receive.outer_ip_ecn);\n+\tattr->set_reg_c = 0xff;\n+\tif (attr->nic_flow_table) {\n+#define GET_RX_REG_X_BITS \\\n+\t\tMLX5_GET(flow_table_nic_cap, hcattr, \\\n+\t\t\t ft_header_modify_nic_receive.metadata_reg_c_x)\n+#define GET_TX_REG_X_BITS \\\n+\t\tMLX5_GET(flow_table_nic_cap, hcattr, \\\n+\t\t\t ft_header_modify_nic_transmit.metadata_reg_c_x)\n+\n+\t\tuint32_t tx_reg, rx_reg;\n+\n+\t\ttx_reg = GET_TX_REG_X_BITS;\n+\t\trx_reg = GET_RX_REG_X_BITS;\n+\t\tattr->set_reg_c &= (rx_reg & tx_reg);\n+\n+#undef GET_RX_REG_X_BITS\n+#undef GET_TX_REG_X_BITS\n+\t}\n \tattr->pkt_integrity_match = mlx5_devx_query_pkt_integrity_match(hcattr);\n \tattr->inner_ipv4_ihl = MLX5_GET\n \t\t(flow_table_nic_cap, hcattr,\n@@ -1163,6 +1181,18 @@ mlx5_devx_cmd_query_hca_attr(void *ctx,\n \t\tattr->esw_mgr_vport_id =\n \t\t\tMLX5_GET(esw_cap, hcattr, esw_manager_vport_number);\n \t}\n+\tif (attr->eswitch_manager) {\n+\t\tuint32_t esw_reg;\n+\n+\t\thcattr = mlx5_devx_get_hca_cap(ctx, in, out, &rc,\n+\t\t\t\tMLX5_GET_HCA_CAP_OP_MOD_ESW_FLOW_TABLE |\n+\t\t\t\tMLX5_HCA_CAP_OPMOD_GET_CUR);\n+\t\tif (!hcattr)\n+\t\t\treturn rc;\n+\t\tesw_reg = MLX5_GET(flow_table_esw_cap, hcattr,\n+\t\t\t\t ft_header_modify_esw_fdb.metadata_reg_c_x);\n+\t\tattr->set_reg_c &= esw_reg;\n+\t}\n \treturn 0;\n error:\n \trc = (rc > 0) ? -rc : rc;\ndiff --git a/drivers/common/mlx5/mlx5_devx_cmds.h b/drivers/common/mlx5/mlx5_devx_cmds.h\nindex cceaf3411d..a10aa3331b 100644\n--- a/drivers/common/mlx5/mlx5_devx_cmds.h\n+++ b/drivers/common/mlx5/mlx5_devx_cmds.h\n@@ -263,6 +263,8 @@ struct mlx5_hca_attr {\n \tuint32_t crypto_wrapped_import_method:1;\n \tuint16_t esw_mgr_vport_id; /* E-Switch Mgr vport ID . */\n \tuint16_t max_wqe_sz_sq;\n+\tuint32_t set_reg_c:8;\n+\tuint32_t nic_flow_table:1;\n \tuint32_t modify_outer_ip_ecn:1;\n };\n \ndiff --git a/drivers/common/mlx5/mlx5_prm.h b/drivers/common/mlx5/mlx5_prm.h\nindex 9c1c93f916..ca4763f53d 100644\n--- a/drivers/common/mlx5/mlx5_prm.h\n+++ b/drivers/common/mlx5/mlx5_prm.h\n@@ -1295,6 +1295,7 @@ enum {\n \tMLX5_GET_HCA_CAP_OP_MOD_QOS_CAP = 0xc << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_ROCE = 0x4 << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_NIC_FLOW_TABLE = 0x7 << 1,\n+\tMLX5_GET_HCA_CAP_OP_MOD_ESW_FLOW_TABLE = 0x8 << 1,\n \tMLX5_SET_HCA_CAP_OP_MOD_ESW = 0x9 << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_VDPA_EMULATION = 0x13 << 1,\n \tMLX5_GET_HCA_CAP_OP_MOD_CRYPTO = 0x1A << 1,\n@@ -1892,6 +1893,7 @@ struct mlx5_ifc_roce_caps_bits {\n };\n \n struct mlx5_ifc_ft_fields_support_bits {\n+\t/* set_action_field_support */\n \tu8 outer_dmac[0x1];\n \tu8 outer_smac[0x1];\n \tu8 outer_ether_type[0x1];\n@@ -1919,7 +1921,7 @@ struct mlx5_ifc_ft_fields_support_bits {\n \tu8 outer_gre_key[0x1];\n \tu8 outer_vxlan_vni[0x1];\n \tu8 reserved_at_1a[0x5];\n-\tu8 source_eswitch_port[0x1];\n+\tu8 source_eswitch_port[0x1]; /* end of DW0 */\n \tu8 inner_dmac[0x1];\n \tu8 inner_smac[0x1];\n \tu8 inner_ether_type[0x1];\n@@ -1943,8 +1945,33 @@ struct mlx5_ifc_ft_fields_support_bits {\n \tu8 inner_tcp_sport[0x1];\n \tu8 inner_tcp_dport[0x1];\n \tu8 inner_tcp_flags[0x1];\n-\tu8 reserved_at_37[0x9];\n-\tu8 reserved_at_40[0x40];\n+\tu8 reserved_at_37[0x9]; /* end of DW1 */\n+\tu8 reserved_at_40[0x20]; /* end of DW2 */\n+\tu8 reserved_at_60[0x18];\n+\tunion {\n+\t\tstruct {\n+\t\t\tu8 metadata_reg_c_7[0x1];\n+\t\t\tu8 metadata_reg_c_6[0x1];\n+\t\t\tu8 metadata_reg_c_5[0x1];\n+\t\t\tu8 metadata_reg_c_4[0x1];\n+\t\t\tu8 metadata_reg_c_3[0x1];\n+\t\t\tu8 metadata_reg_c_2[0x1];\n+\t\t\tu8 metadata_reg_c_1[0x1];\n+\t\t\tu8 metadata_reg_c_0[0x1];\n+\t\t};\n+\t\tu8 metadata_reg_c_x[0x8];\n+\t}; /* end of DW3 */\n+\t/* set_action_field_support_2 */\n+\tu8 reserved_at_80[0x80];\n+\t/* add_action_field_support */\n+\tu8 reserved_at_100[0x80];\n+\t/* add_action_field_support_2 */\n+\tu8 reserved_at_180[0x80];\n+\t/* copy_action_field_support */\n+\tu8 reserved_at_200[0x80];\n+\t/* copy_action_field_support_2 */\n+\tu8 reserved_at_280[0x80];\n+\tu8 reserved_at_300[0x100];\n };\n \n /*\n@@ -1989,9 +2016,18 @@ struct mlx5_ifc_flow_table_nic_cap_bits {\n \tu8 reserved_at_e00[0x200];\n \tstruct mlx5_ifc_ft_fields_support_bits\n \t\tft_header_modify_nic_receive;\n-\tu8 reserved_at_1080[0x380];\n \tstruct mlx5_ifc_ft_fields_support_2_bits\n \t\tft_field_support_2_nic_receive;\n+\tu8 reserved_at_1480[0x780];\n+\tstruct mlx5_ifc_ft_fields_support_bits\n+\t\tft_header_modify_nic_transmit;\n+\tu8 reserved_at_2000[0x6000];\n+};\n+\n+struct mlx5_ifc_flow_table_esw_cap_bits {\n+\tu8 reserved_at_0[0x800];\n+\tstruct mlx5_ifc_ft_fields_support_bits ft_header_modify_esw_fdb;\n+\tu8 reserved_at_C00[0x7400];\n };\n \n /*\n@@ -2046,6 +2082,7 @@ union mlx5_ifc_hca_cap_union_bits {\n \tstruct mlx5_ifc_qos_cap_bits qos_cap;\n \tstruct mlx5_ifc_virtio_emulation_cap_bits vdpa_caps;\n \tstruct mlx5_ifc_flow_table_nic_cap_bits flow_table_nic_cap;\n+\tstruct mlx5_ifc_flow_table_esw_cap_bits flow_table_esw_cap;\n \tstruct mlx5_ifc_esw_cap_bits esw_cap;\n \tstruct mlx5_ifc_roce_caps_bits roce_caps;\n \tu8 reserved_at_0[0x8000];\n", "prefixes": [ "v3", "05/18" ] }