Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/116097/?format=api
{ "id": 116097, "url": "http://patches.dpdk.org/api/patches/116097/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20220908165817.6536-1-bhagyada.modali@amd.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20220908165817.6536-1-bhagyada.modali@amd.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20220908165817.6536-1-bhagyada.modali@amd.com", "date": "2022-09-08T16:58:17", "name": "net/axgbe: support segmented Tx", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "26d70d7ceb79f2bb09040b7c55da8fbc6b8763b9", "submitter": { "id": 2826, "url": "http://patches.dpdk.org/api/people/2826/?format=api", "name": "Bhagyada Modali", "email": "bhagyada.modali@amd.com" }, "delegate": { "id": 3961, "url": "http://patches.dpdk.org/api/users/3961/?format=api", "username": "arybchenko", "first_name": "Andrew", "last_name": "Rybchenko", "email": "andrew.rybchenko@oktetlabs.ru" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20220908165817.6536-1-bhagyada.modali@amd.com/mbox/", "series": [ { "id": 24609, "url": "http://patches.dpdk.org/api/series/24609/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=24609", "date": "2022-09-08T16:58:17", "name": "net/axgbe: support segmented Tx", "version": 1, "mbox": "http://patches.dpdk.org/series/24609/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/116097/comments/", "check": "warning", "checks": "http://patches.dpdk.org/api/patches/116097/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 7BE02A0548;\n\tThu, 8 Sep 2022 18:58:43 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 1255B40697;\n\tThu, 8 Sep 2022 18:58:43 +0200 (CEST)", "from NAM10-BN7-obe.outbound.protection.outlook.com\n (mail-bn7nam10on2051.outbound.protection.outlook.com [40.107.92.51])\n by mails.dpdk.org (Postfix) with ESMTP id 906C34021F;\n Thu, 8 Sep 2022 18:58:41 +0200 (CEST)", "from DS7PR03CA0040.namprd03.prod.outlook.com (2603:10b6:5:3b5::15)\n by CH0PR12MB5220.namprd12.prod.outlook.com (2603:10b6:610:d3::16) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.16; Thu, 8 Sep\n 2022 16:58:39 +0000", "from DM6NAM11FT096.eop-nam11.prod.protection.outlook.com\n (2603:10b6:5:3b5:cafe::d9) by DS7PR03CA0040.outlook.office365.com\n (2603:10b6:5:3b5::15) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.5612.12 via Frontend\n Transport; Thu, 8 Sep 2022 16:58:39 +0000", "from SATLEXMB04.amd.com (165.204.84.17) by\n DM6NAM11FT096.mail.protection.outlook.com (10.13.173.145) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id\n 15.20.5612.13 via Frontend Transport; Thu, 8 Sep 2022 16:58:38 +0000", "from cae-Selwin.amd.com (10.180.168.240) by SATLEXMB04.amd.com\n (10.181.40.145) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2375.28; Thu, 8 Sep\n 2022 11:58:36 -0500" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=lxJlSfjpxE9vHhfW+DYLHP58QNlkjh4abESltUd42Ktw7m/wb4n+JxtXak6jtuHja4syxY8O53D43vUZ5FQZIDdVDTdxK/PXyh0FlZYIntZ17BaVt4gO5Rwa5gBMYqHWQz3NcZW4lKM51ASEzzEp3PNrZmoVnYp4I84THDU8VQxSQoGXkXfHjTLhoUsn3P+rdywTuur26t+bH6GNf0nA3G+W9f/QZVWIApvS3W4b2boXEuieLbmxNU2yRkm2MkZWnhh5ni9GRA2zxDRaFmiSF5+dYj6in7rar5JjbuuaaaBVYGHYEcbmT4GETWNCIQlaU9dhu4woAD7ZP3+JgkmlZw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=e+ORanh3PmTTb6CbFoOeEGd4FaWEFvoCmQ6+enzMlGs=;\n b=T/N9Qe2aS5iQZsuF8JqKgoltejDz1SFcYWcTtIVThhsSjnswOHuGSFTro8Chtk9zkId6b5zvMY1baZtJgPI0VhckKxsr2yNqpRpVBBWlQfwXpKzI5vuNSS6qc2fjUwfafmaSGtNPvdLyrUwkcQwe7xwKcG8oDy6o5AqPoMEzOQKfYAwHXwYqTgHvvpr0876tynL5yyyqDyYfsX2TcaW15ycnywcC9E1rqaoYnj+B0b5Wu5JagYbAXC6koYQqCZpU8J6c7Gar0Xw12ZbNfwrvyRPXDYGfsmd7z2d2dJGKKbQ5V21M/kULW59+0+8sFIDWZ1Kvpxf6k//LnohVXKOeXA==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 165.204.84.17) smtp.rcpttodomain=dpdk.org smtp.mailfrom=amd.com; dmarc=pass\n (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=e+ORanh3PmTTb6CbFoOeEGd4FaWEFvoCmQ6+enzMlGs=;\n b=e0M4MEh8mc3Ss27Xb/nrEf+NaEiZFcRjsE3URNAdh4hjGrFaui9ElzsNLg+S8ZcbhI6dCEs9nZXh0JTC5Bzd45e6vUvWOvA6zo+3stXA+7vF8HXuqQj/yKWC4QEcMNypOJv9DTvwDRZuuujk4WaucKvgTeTL1GWa0BFKGb0uayA=", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 165.204.84.17)\n smtp.mailfrom=amd.com; dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=amd.com;", "Received-SPF": "Pass (protection.outlook.com: domain of amd.com designates\n 165.204.84.17 as permitted sender) receiver=protection.outlook.com;\n client-ip=165.204.84.17; helo=SATLEXMB04.amd.com; pr=C", "From": "Bhagyada Modali <bhagyada.modali@amd.com>", "To": "<chandu@amd.com>, <ferruh.yigit@amd.com>", "CC": "<dev@dpdk.org>, <stable@dpdk.org>, Bhagyada Modali\n <bhagyada.modali@amd.com>", "Subject": "[PATCH] net/axgbe: support segmented Tx", "Date": "Thu, 8 Sep 2022 12:58:17 -0400", "Message-ID": "<20220908165817.6536-1-bhagyada.modali@amd.com>", "X-Mailer": "git-send-email 2.25.1", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.180.168.240]", "X-ClientProxiedBy": "SATLEXMB04.amd.com (10.181.40.145) To SATLEXMB04.amd.com\n (10.181.40.145)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "DM6NAM11FT096:EE_|CH0PR12MB5220:EE_", "X-MS-Office365-Filtering-Correlation-Id": "33570168-c48c-4358-0375-08da91bb608b", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n 5GpvUiXAmo3ai/LHpoDHu34V35ZtO5Yj+CzAl2LZKcts3n+sG6GkW/IlO6+W/dPj+xidnQt6NaNP3WFJTLq9Js1hBIk3HSm4u5q/kfD7+cfcZSqKhIY6Acid763iCIInLOO7RCit1qyYSxCNhK6qW/gr6WoeylOwt91KLUcxt2ANmlz7I4Oy9Ur0WfATdOP/1VHnfMCLxD0ArMZ90YmGB76Lpx6OEl63NGmKEVg1j7OiFmhXRQqk3CzTKNwUOJClBAuDPyosEATVFgA1d6oItQGanrObuUXqa+B6H3LCgXH8srHCcrCwC7brml3tcKj9JsHXUtpr5sRQDeG0BwwQOxwOgvMT/25r4k8BB+zfCx3wYviELpSHDeDFNnUKpmvdu6sohGL5qJV1t3iLOcr2IKmpZYiUYXS6F5LexQCOtMZqurQo5UYR+/onSlmljzCB5w6+P1XS977nqC8uXd1a+27oXM+vNgw3piQRpswNrPzM7dZkePsAyChFNqkkq2YUIsJzfdHCx8QQ2COyFDfQX7HcBoEhKSzsd7QpXKX75KOeSdmW9m236vE4AJGMVmyeWsy0kdZeB4pfkoWYEDNScElPr9OIGPcSK5NSWu/mbjDtZagxhl6y8NZzq1AVTufNbm19dbq2D+TGh0GcYYVXQDQinpIvuWlwU+QBZDJ2sOeRq/kQsMBpDIMi3m8qhNhWnJFUNtBkcYrE1ToyEynDjZqgTKZLp1WkbRQLaWWDKVOKpoCgjRavOhVPZb+/HglX7yfRcemJT0zaVCSO+PbksyQHFLjleNqS9n2B0jw+1wn2FZxIMbn5ReZhBsCk+DPa", "X-Forefront-Antispam-Report": "CIP:165.204.84.17; CTRY:US; LANG:en; SCL:1; SRV:;\n IPV:CAL; SFV:NSPM; H:SATLEXMB04.amd.com; PTR:InfoDomainNonexistent; CAT:NONE;\n SFS:(13230016)(4636009)(396003)(39860400002)(346002)(136003)(376002)(36840700001)(46966006)(40470700004)(8676002)(450100002)(82310400005)(40480700001)(70206006)(70586007)(86362001)(4326008)(82740400003)(2616005)(6636002)(336012)(1076003)(8936002)(16526019)(5660300002)(40460700003)(316002)(54906003)(110136005)(36756003)(44832011)(2906002)(7696005)(41300700001)(36860700001)(356005)(26005)(478600001)(81166007)(6666004)(186003)(426003)(83380400001)(47076005)(36900700001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "amd.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "08 Sep 2022 16:58:38.9887 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 33570168-c48c-4358-0375-08da91bb608b", "X-MS-Exchange-CrossTenant-Id": "3dd8961f-e488-4e60-8e11-a82d994e183d", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d; Ip=[165.204.84.17];\n Helo=[SATLEXMB04.amd.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT096.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CH0PR12MB5220", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Enable segmented tx support and add jumbo packet transmit capability\n\nSigned-off-by: Bhagyada Modali <bhagyada.modali@amd.com>\n---\n drivers/net/axgbe/axgbe_ethdev.c | 1 +\n drivers/net/axgbe/axgbe_ethdev.h | 1 +\n drivers/net/axgbe/axgbe_rxtx.c | 215 ++++++++++++++++++++++++++++++-\n drivers/net/axgbe/axgbe_rxtx.h | 4 +\n 4 files changed, 220 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/net/axgbe/axgbe_ethdev.c b/drivers/net/axgbe/axgbe_ethdev.c\nindex e6822fa711..b071e4e460 100644\n--- a/drivers/net/axgbe/axgbe_ethdev.c\n+++ b/drivers/net/axgbe/axgbe_ethdev.c\n@@ -1228,6 +1228,7 @@ axgbe_dev_info_get(struct rte_eth_dev *dev, struct rte_eth_dev_info *dev_info)\n \t\tRTE_ETH_TX_OFFLOAD_VLAN_INSERT |\n \t\tRTE_ETH_TX_OFFLOAD_QINQ_INSERT |\n \t\tRTE_ETH_TX_OFFLOAD_IPV4_CKSUM |\n+\t\tRTE_ETH_TX_OFFLOAD_MULTI_SEGS |\n \t\tRTE_ETH_TX_OFFLOAD_UDP_CKSUM |\n \t\tRTE_ETH_TX_OFFLOAD_TCP_CKSUM;\n \ndiff --git a/drivers/net/axgbe/axgbe_ethdev.h b/drivers/net/axgbe/axgbe_ethdev.h\nindex e06d40f9eb..7f19321d88 100644\n--- a/drivers/net/axgbe/axgbe_ethdev.h\n+++ b/drivers/net/axgbe/axgbe_ethdev.h\n@@ -582,6 +582,7 @@ struct axgbe_port {\n \tunsigned int tx_pbl;\n \tunsigned int tx_osp_mode;\n \tunsigned int tx_max_fifo_size;\n+\tunsigned int multi_segs_tx;\n \n \t/* Rx settings */\n \tunsigned int rx_sf_mode;\ndiff --git a/drivers/net/axgbe/axgbe_rxtx.c b/drivers/net/axgbe/axgbe_rxtx.c\nindex 8b43e8160b..c32ebe24bb 100644\n--- a/drivers/net/axgbe/axgbe_rxtx.c\n+++ b/drivers/net/axgbe/axgbe_rxtx.c\n@@ -544,6 +544,7 @@ int axgbe_dev_tx_queue_setup(struct rte_eth_dev *dev, uint16_t queue_idx,\n \tunsigned int tsize;\n \tconst struct rte_memzone *tz;\n \tuint64_t offloads;\n+\tstruct rte_eth_dev_data *dev_data = dev->data;\n \n \ttx_desc = nb_desc;\n \tpdata = dev->data->dev_private;\n@@ -611,7 +612,13 @@ int axgbe_dev_tx_queue_setup(struct rte_eth_dev *dev, uint16_t queue_idx,\n \tif (!pdata->tx_queues)\n \t\tpdata->tx_queues = dev->data->tx_queues;\n \n-\tif (txq->vector_disable ||\n+\tif ((dev_data->dev_conf.txmode.offloads &\n+\t\t\t\tRTE_ETH_TX_OFFLOAD_MULTI_SEGS))\n+\t\tpdata->multi_segs_tx = true;\n+\n+\tif (pdata->multi_segs_tx)\n+\t\tdev->tx_pkt_burst = &axgbe_xmit_pkts_seg;\n+\telse if (txq->vector_disable ||\n \t\t\trte_vect_get_max_simd_bitwidth() < RTE_VECT_SIMD_128)\n \t\tdev->tx_pkt_burst = &axgbe_xmit_pkts;\n \telse\n@@ -762,6 +769,29 @@ void axgbe_dev_enable_tx(struct rte_eth_dev *dev)\n \tAXGMAC_IOWRITE_BITS(pdata, MAC_TCR, TE, 1);\n }\n \n+/* Free Tx conformed mbufs segments */\n+static void\n+axgbe_xmit_cleanup_seg(struct axgbe_tx_queue *txq)\n+{\n+\tvolatile struct axgbe_tx_desc *desc;\n+\tuint16_t idx;\n+\n+\tidx = AXGBE_GET_DESC_IDX(txq, txq->dirty);\n+\twhile (txq->cur != txq->dirty) {\n+\t\tif (unlikely(idx == txq->nb_desc))\n+\t\t\tidx = 0;\n+\t\tdesc = &txq->desc[idx];\n+\t\t/* Check for ownership */\n+\t\tif (AXGMAC_GET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN))\n+\t\t\treturn;\n+\t\tmemset((void *)&desc->desc2, 0, 8);\n+\t\t/* Free mbuf */\n+\t\trte_pktmbuf_free_seg(txq->sw_ring[idx]);\n+\t\ttxq->sw_ring[idx++] = NULL;\n+\t\ttxq->dirty++;\n+\t}\n+}\n+\n /* Free Tx conformed mbufs */\n static void axgbe_xmit_cleanup(struct axgbe_tx_queue *txq)\n {\n@@ -854,6 +884,189 @@ static int axgbe_xmit_hw(struct axgbe_tx_queue *txq,\n \treturn 0;\n }\n \n+/* Tx Descriptor formation for segmented mbuf\n+ * Each mbuf will require multiple descriptors\n+ */\n+\n+static int\n+axgbe_xmit_hw_seg(struct axgbe_tx_queue *txq,\n+\t\tstruct rte_mbuf *mbuf)\n+{\n+\tvolatile struct axgbe_tx_desc *desc;\n+\tuint16_t idx;\n+\tuint64_t mask;\n+\tint start_index;\n+\tuint32_t pkt_len = 0;\n+\tint nb_desc_free;\n+\tstruct rte_mbuf *tx_pkt;\n+\n+\tnb_desc_free = txq->nb_desc - (txq->cur - txq->dirty);\n+\n+\tif (mbuf->nb_segs > nb_desc_free) {\n+\t\taxgbe_xmit_cleanup_seg(txq);\n+\t\tnb_desc_free = txq->nb_desc - (txq->cur - txq->dirty);\n+\t\tif (unlikely(mbuf->nb_segs > nb_desc_free))\n+\t\t\treturn RTE_ETH_TX_DESC_UNAVAIL;\n+\t}\n+\n+\tidx = AXGBE_GET_DESC_IDX(txq, txq->cur);\n+\tdesc = &txq->desc[idx];\n+\t/* Saving the start index for setting the OWN bit finally */\n+\tstart_index = idx;\n+\n+\ttx_pkt = mbuf;\n+\t/* Max_pkt len = 9018 ; need to update it according to Jumbo pkt size */\n+\tpkt_len = tx_pkt->pkt_len;\n+\n+\t/* Update buffer address and length */\n+\tdesc->baddr = rte_mbuf_data_iova(tx_pkt);\n+\tAXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, HL_B1L,\n+\t\t\t\t\t tx_pkt->data_len);\n+\t/* Total msg length to transmit */\n+\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FL,\n+\t\t\t\t\t tx_pkt->pkt_len);\n+\t/* Timestamp enablement check */\n+\tif (mbuf->ol_flags & RTE_MBUF_F_TX_IEEE1588_TMST)\n+\t\tAXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, TTSE, 1);\n+\n+\trte_wmb();\n+\t/* Mark it as First Descriptor */\n+\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, FD, 1);\n+\t/* Mark it as a NORMAL descriptor */\n+\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CTXT, 0);\n+\t/* configure h/w Offload */\n+\tmask = mbuf->ol_flags & RTE_MBUF_F_TX_L4_MASK;\n+\tif (mask == RTE_MBUF_F_TX_TCP_CKSUM || mask == RTE_MBUF_F_TX_UDP_CKSUM)\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CIC, 0x3);\n+\telse if (mbuf->ol_flags & RTE_MBUF_F_TX_IP_CKSUM)\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CIC, 0x1);\n+\trte_wmb();\n+\n+\tif (mbuf->ol_flags & (RTE_MBUF_F_TX_VLAN | RTE_MBUF_F_TX_QINQ)) {\n+\t\t/* Mark it as a CONTEXT descriptor */\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3,\n+\t\t\t\tCTXT, 1);\n+\t\t/* Set the VLAN tag */\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3,\n+\t\t\t\tVT, mbuf->vlan_tci);\n+\t\t/* Indicate this descriptor contains the VLAN tag */\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_CONTEXT_DESC3,\n+\t\t\t\tVLTV, 1);\n+\t\tAXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, VTIR,\n+\t\t\t\tTX_NORMAL_DESC2_VLAN_INSERT);\n+\t} else {\n+\t\tAXGMAC_SET_BITS_LE(desc->desc2, TX_NORMAL_DESC2, VTIR, 0x0);\n+\t}\n+\trte_wmb();\n+\n+\t/* Save mbuf */\n+\ttxq->sw_ring[idx] = tx_pkt;\n+\t/* Update current index*/\n+\ttxq->cur++;\n+\n+\ttx_pkt = tx_pkt->next;\n+\n+\twhile (tx_pkt != NULL) {\n+\t\tidx = AXGBE_GET_DESC_IDX(txq, txq->cur);\n+\t\tdesc = &txq->desc[idx];\n+\n+\t\t/* Update buffer address and length */\n+\t\tdesc->baddr = rte_mbuf_data_iova(tx_pkt);\n+\n+\t\tAXGMAC_SET_BITS_LE(desc->desc2,\n+\t\t\t\tTX_NORMAL_DESC2, HL_B1L, tx_pkt->data_len);\n+\n+\t\trte_wmb();\n+\n+\t\t/* Mark it as a NORMAL descriptor */\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, CTXT, 0);\n+\t\t/* configure h/w Offload */\n+\t\tmask = mbuf->ol_flags & RTE_MBUF_F_TX_L4_MASK;\n+\t\tif (mask == RTE_MBUF_F_TX_TCP_CKSUM ||\n+\t\t\t\tmask == RTE_MBUF_F_TX_UDP_CKSUM)\n+\t\t\tAXGMAC_SET_BITS_LE(desc->desc3,\n+\t\t\t\t\tTX_NORMAL_DESC3, CIC, 0x3);\n+\t\telse if (mbuf->ol_flags & RTE_MBUF_F_TX_IP_CKSUM)\n+\t\t\tAXGMAC_SET_BITS_LE(desc->desc3,\n+\t\t\t\t\tTX_NORMAL_DESC3, CIC, 0x1);\n+\n+\t\trte_wmb();\n+\n+\t\t /* Set OWN bit */\n+\t\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1);\n+\t\trte_wmb();\n+\n+\t\t/* Save mbuf */\n+\t\ttxq->sw_ring[idx] = tx_pkt;\n+\t\t/* Update current index*/\n+\t\ttxq->cur++;\n+\n+\t\ttx_pkt = tx_pkt->next;\n+\n+\t}\n+\n+\t/* Set LD bit for the last descriptior */\n+\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, LD, 1);\n+\trte_wmb();\n+\n+\t/* Update stats */\n+\ttxq->bytes += pkt_len;\n+\n+\t/* Set OWN bit for the first descriptor */\n+\tdesc = &txq->desc[start_index];\n+\tAXGMAC_SET_BITS_LE(desc->desc3, TX_NORMAL_DESC3, OWN, 1);\n+\trte_wmb();\n+\n+\treturn 0;\n+}\n+\n+/* Eal supported tx wrapper- Segmented*/\n+uint16_t\n+axgbe_xmit_pkts_seg(void *tx_queue, struct rte_mbuf **tx_pkts,\n+\t\tuint16_t nb_pkts)\n+{\n+\tPMD_INIT_FUNC_TRACE();\n+\n+\tstruct axgbe_tx_queue *txq;\n+\tuint16_t nb_desc_free;\n+\tuint16_t nb_pkt_sent = 0;\n+\tuint16_t idx;\n+\tuint32_t tail_addr;\n+\tstruct rte_mbuf *mbuf = NULL;\n+\n+\tif (unlikely(nb_pkts == 0))\n+\t\treturn nb_pkts;\n+\n+\ttxq = (struct axgbe_tx_queue *)tx_queue;\n+\n+\tnb_desc_free = txq->nb_desc - (txq->cur - txq->dirty);\n+\tif (unlikely(nb_desc_free <= txq->free_thresh)) {\n+\t\taxgbe_xmit_cleanup_seg(txq);\n+\t\tnb_desc_free = txq->nb_desc - (txq->cur - txq->dirty);\n+\t\tif (unlikely(nb_desc_free == 0))\n+\t\t\treturn 0;\n+\t}\n+\n+\twhile (nb_pkts--) {\n+\n+\t\tmbuf = *tx_pkts++;\n+\n+\t\tif (axgbe_xmit_hw_seg(txq, mbuf))\n+\t\t\tgoto out;\n+\t\tnb_pkt_sent++;\n+\t}\n+out:\n+\t/* Sync read and write */\n+\trte_mb();\n+\tidx = AXGBE_GET_DESC_IDX(txq, txq->cur);\n+\ttail_addr = low32_value(txq->ring_phys_addr +\n+\t\t\t\tidx * sizeof(struct axgbe_tx_desc));\n+\t/* Update tail reg with next immediate address to kick Tx DMA channel*/\n+\tAXGMAC_DMA_IOWRITE(txq, DMA_CH_TDTR_LO, tail_addr);\n+\ttxq->pkts += nb_pkt_sent;\n+\treturn nb_pkt_sent;\n+}\n+\n /* Eal supported tx wrapper*/\n uint16_t\n axgbe_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,\ndiff --git a/drivers/net/axgbe/axgbe_rxtx.h b/drivers/net/axgbe/axgbe_rxtx.h\nindex 2a330339cd..c19d6d9db1 100644\n--- a/drivers/net/axgbe/axgbe_rxtx.h\n+++ b/drivers/net/axgbe/axgbe_rxtx.h\n@@ -167,6 +167,10 @@ int axgbe_dev_fw_version_get(struct rte_eth_dev *eth_dev,\n \n uint16_t axgbe_xmit_pkts(void *tx_queue, struct rte_mbuf **tx_pkts,\n \t\t\t uint16_t nb_pkts);\n+\n+uint16_t axgbe_xmit_pkts_seg(void *tx_queue, struct rte_mbuf **tx_pkts,\n+\t\tuint16_t nb_pkts);\n+\n uint16_t axgbe_xmit_pkts_vec(void *tx_queue, struct rte_mbuf **tx_pkts,\n \t\t\t uint16_t nb_pkts);\n \n", "prefixes": [] }