get:
Show a patch.

patch:
Update a patch.

put:
Update a patch.

GET /api/patches/105186/?format=api
HTTP 200 OK
Allow: GET, PUT, PATCH, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 105186,
    "url": "http://patches.dpdk.org/api/patches/105186/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/patch/1639676975-1316-22-git-send-email-anoobj@marvell.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<1639676975-1316-22-git-send-email-anoobj@marvell.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/1639676975-1316-22-git-send-email-anoobj@marvell.com",
    "date": "2021-12-16T17:49:27",
    "name": "[v2,21/29] crypto/cnxk: add more info on command timeout",
    "commit_ref": null,
    "pull_url": null,
    "state": "superseded",
    "archived": true,
    "hash": "819fef911dd9b5f04aa41c915235cd3d8bc6471f",
    "submitter": {
        "id": 1205,
        "url": "http://patches.dpdk.org/api/people/1205/?format=api",
        "name": "Anoob Joseph",
        "email": "anoobj@marvell.com"
    },
    "delegate": null,
    "mbox": "http://patches.dpdk.org/project/dpdk/patch/1639676975-1316-22-git-send-email-anoobj@marvell.com/mbox/",
    "series": [
        {
            "id": 20957,
            "url": "http://patches.dpdk.org/api/series/20957/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=20957",
            "date": "2021-12-16T17:49:06",
            "name": "New features and improvements in cnxk crypto PMD",
            "version": 2,
            "mbox": "http://patches.dpdk.org/series/20957/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/patches/105186/comments/",
    "check": "warning",
    "checks": "http://patches.dpdk.org/api/patches/105186/checks/",
    "tags": {},
    "related": [],
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 70A1BA0032;\n\tThu, 16 Dec 2021 18:54:49 +0100 (CET)",
            "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 9465A40DFD;\n\tThu, 16 Dec 2021 18:54:31 +0100 (CET)",
            "from mx0b-0016f401.pphosted.com (mx0b-0016f401.pphosted.com\n [67.231.156.173])\n by mails.dpdk.org (Postfix) with ESMTP id 6244740DF7\n for <dev@dpdk.org>; Thu, 16 Dec 2021 18:54:29 +0100 (CET)",
            "from pps.filterd (m0045851.ppops.net [127.0.0.1])\n by mx0b-0016f401.pphosted.com (8.16.1.2/8.16.1.2) with ESMTP id\n 1BGEr3uU007120\n for <dev@dpdk.org>; Thu, 16 Dec 2021 09:54:28 -0800",
            "from dc5-exch01.marvell.com ([199.233.59.181])\n by mx0b-0016f401.pphosted.com (PPS) with ESMTPS id 3d02p0af28-1\n (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT)\n for <dev@dpdk.org>; Thu, 16 Dec 2021 09:54:28 -0800",
            "from DC5-EXCH01.marvell.com (10.69.176.38) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server (TLS) id 15.0.1497.2;\n Thu, 16 Dec 2021 09:54:26 -0800",
            "from maili.marvell.com (10.69.176.80) by DC5-EXCH01.marvell.com\n (10.69.176.38) with Microsoft SMTP Server id 15.0.1497.2 via Frontend\n Transport; Thu, 16 Dec 2021 09:54:26 -0800",
            "from HY-LT1002.marvell.com (HY-LT1002.marvell.com [10.28.176.218])\n by maili.marvell.com (Postfix) with ESMTP id 631E43F7048;\n Thu, 16 Dec 2021 09:54:24 -0800 (PST)"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=marvell.com;\n h=from : to : cc :\n subject : date : message-id : in-reply-to : references : mime-version :\n content-transfer-encoding : content-type; s=pfpt0220;\n bh=5mXBGpM/SqSaS0OV2vDZCGoqWddxjFjKKQpPwY6KPks=;\n b=iwLxWtvrzRdYS1UqzbhR2zaJBOBwzQyc/CE9e7wJdBTZbUGTreENkl1SNgEQ2/+3zGL4\n C+lDl5ZD2VXJD6j+6ya+eY7a/gx8zSzIdGNtCQb6dsMPFtRxPBCp1xxYoUdQATLecqnN\n ABSQoVGkVzZei0P8ndmTMdfoHFP8MyjsHq7tU5z720k7uyujNlnBJ8+do4vE9QJlQN5o\n 83QeNcRxx0+4j5Uwsz2dvFDTb8cU1h+WsR0TGQHgLrFLE4jUClGwR9DxvCsnyHK2kMbR\n i3JPTTCS7j7pswK5/n82Kcmvw/b35WXCnhVP5X5XAaBmlF6NeTi0TvP23FDaXm0RQijc kw==",
        "From": "Anoob Joseph <anoobj@marvell.com>",
        "To": "Akhil Goyal <gakhil@marvell.com>, Jerin Jacob <jerinj@marvell.com>",
        "CC": "Anoob Joseph <anoobj@marvell.com>, Archana Muniganti\n <marchana@marvell.com>,\n Tejasree Kondoj <ktejasree@marvell.com>, <dev@dpdk.org>",
        "Subject": "[PATCH v2 21/29] crypto/cnxk: add more info on command timeout",
        "Date": "Thu, 16 Dec 2021 23:19:27 +0530",
        "Message-ID": "<1639676975-1316-22-git-send-email-anoobj@marvell.com>",
        "X-Mailer": "git-send-email 2.7.4",
        "In-Reply-To": "<1639676975-1316-1-git-send-email-anoobj@marvell.com>",
        "References": "<1638859858-734-1-git-send-email-anoobj@marvell.com>\n <1639676975-1316-1-git-send-email-anoobj@marvell.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "Content-Type": "text/plain",
        "X-Proofpoint-GUID": "NSsrQtCsU29XpHkbY76EOs4oigLCftm5",
        "X-Proofpoint-ORIG-GUID": "NSsrQtCsU29XpHkbY76EOs4oigLCftm5",
        "X-Proofpoint-Virus-Version": "vendor=baseguard\n engine=ICAP:2.0.205,Aquarius:18.0.790,Hydra:6.0.425,FMLib:17.11.62.513\n definitions=2021-12-16_06,2021-12-16_01,2021-12-02_01",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "Print more info when command timeout happens. Print software and\nhardware queue information.\n\nSigned-off-by: Anoob Joseph <anoobj@marvell.com>\nSigned-off-by: Tejasree Kondoj <ktejasree@marvell.com>\n---\n drivers/common/cnxk/hw/cpt.h              | 11 ++++++++\n drivers/crypto/cnxk/cn10k_cryptodev_ops.c |  1 +\n drivers/crypto/cnxk/cn9k_cryptodev_ops.c  |  1 +\n drivers/crypto/cnxk/cnxk_cryptodev_ops.c  | 43 +++++++++++++++++++++++++++++++\n drivers/crypto/cnxk/cnxk_cryptodev_ops.h  |  1 +\n 5 files changed, 57 insertions(+)",
    "diff": "diff --git a/drivers/common/cnxk/hw/cpt.h b/drivers/common/cnxk/hw/cpt.h\nindex 412dd76..4d9c896 100644\n--- a/drivers/common/cnxk/hw/cpt.h\n+++ b/drivers/common/cnxk/hw/cpt.h\n@@ -91,6 +91,17 @@ union cpt_lf_inprog {\n \t} s;\n };\n \n+union cpt_lf_q_inst_ptr {\n+\tuint64_t u;\n+\tstruct cpt_lf_q_inst_ptr_s {\n+\t\tuint64_t dq_ptr : 20;\n+\t\tuint64_t reserved_20_31 : 12;\n+\t\tuint64_t nq_ptr : 20;\n+\t\tuint64_t reserved_52_62 : 11;\n+\t\tuint64_t xq_xor : 1;\n+\t} s;\n+};\n+\n union cpt_lf_q_base {\n \tuint64_t u;\n \tstruct cpt_lf_q_base_s {\ndiff --git a/drivers/crypto/cnxk/cn10k_cryptodev_ops.c b/drivers/crypto/cnxk/cn10k_cryptodev_ops.c\nindex f8240e1..1905ea3 100644\n--- a/drivers/crypto/cnxk/cn10k_cryptodev_ops.c\n+++ b/drivers/crypto/cnxk/cn10k_cryptodev_ops.c\n@@ -548,6 +548,7 @@ cn10k_cpt_dequeue_burst(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)\n \t\t\tif (unlikely(rte_get_timer_cycles() >\n \t\t\t\t     pend_q->time_out)) {\n \t\t\t\tplt_err(\"Request timed out\");\n+\t\t\t\tcnxk_cpt_dump_on_err(qp);\n \t\t\t\tpend_q->time_out = rte_get_timer_cycles() +\n \t\t\t\t\t\t   DEFAULT_COMMAND_TIMEOUT *\n \t\t\t\t\t\t\t   rte_get_timer_hz();\ndiff --git a/drivers/crypto/cnxk/cn9k_cryptodev_ops.c b/drivers/crypto/cnxk/cn9k_cryptodev_ops.c\nindex cf80d47..ac1953b 100644\n--- a/drivers/crypto/cnxk/cn9k_cryptodev_ops.c\n+++ b/drivers/crypto/cnxk/cn9k_cryptodev_ops.c\n@@ -547,6 +547,7 @@ cn9k_cpt_dequeue_burst(void *qptr, struct rte_crypto_op **ops, uint16_t nb_ops)\n \t\t\tif (unlikely(rte_get_timer_cycles() >\n \t\t\t\t     pend_q->time_out)) {\n \t\t\t\tplt_err(\"Request timed out\");\n+\t\t\t\tcnxk_cpt_dump_on_err(qp);\n \t\t\t\tpend_q->time_out = rte_get_timer_cycles() +\n \t\t\t\t\t\t   DEFAULT_COMMAND_TIMEOUT *\n \t\t\t\t\t\t\t   rte_get_timer_hz();\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev_ops.c b/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\nindex b02f070..f63dcdd 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev_ops.c\n@@ -703,3 +703,46 @@ cnxk_ae_session_cfg(struct rte_cryptodev *dev,\n \n \treturn 0;\n }\n+\n+void\n+cnxk_cpt_dump_on_err(struct cnxk_cpt_qp *qp)\n+{\n+\tstruct pending_queue *pend_q = &qp->pend_q;\n+\tuint64_t inflight, enq_ptr, deq_ptr, insts;\n+\tunion cpt_lf_q_inst_ptr inst_ptr;\n+\tunion cpt_lf_inprog lf_inprog;\n+\n+\tplt_print(\"Lcore ID: %d, LF/QP ID: %d\", rte_lcore_id(), qp->lf.lf_id);\n+\tplt_print(\"\");\n+\tplt_print(\"S/w pending queue:\");\n+\tplt_print(\"\\tHead: %ld\", pend_q->head);\n+\tplt_print(\"\\tTail: %ld\", pend_q->tail);\n+\tplt_print(\"\\tMask: 0x%lx\", pend_q->pq_mask);\n+\tplt_print(\"\\tInflight count: %ld\",\n+\t\t  pending_queue_infl_cnt(pend_q->head, pend_q->tail,\n+\t\t\t\t\t pend_q->pq_mask));\n+\n+\tplt_print(\"\");\n+\tplt_print(\"H/w pending queue:\");\n+\n+\tlf_inprog.u = plt_read64(qp->lf.rbase + CPT_LF_INPROG);\n+\tinflight = lf_inprog.s.inflight;\n+\tplt_print(\"\\tInflight in engines: %ld\", inflight);\n+\n+\tinst_ptr.u = plt_read64(qp->lf.rbase + CPT_LF_Q_INST_PTR);\n+\n+\tenq_ptr = inst_ptr.s.nq_ptr;\n+\tdeq_ptr = inst_ptr.s.dq_ptr;\n+\n+\tif (enq_ptr >= deq_ptr)\n+\t\tinsts = enq_ptr - deq_ptr;\n+\telse\n+\t\tinsts = (enq_ptr + pend_q->pq_mask + 1 + 320 + 40) - deq_ptr;\n+\n+\tplt_print(\"\\tNQ ptr: 0x%lx\", enq_ptr);\n+\tplt_print(\"\\tDQ ptr: 0x%lx\", deq_ptr);\n+\tplt_print(\"Insts waiting in CPT: %ld\", insts);\n+\n+\tplt_print(\"\");\n+\troc_cpt_afs_print(qp->lf.roc_cpt);\n+}\ndiff --git a/drivers/crypto/cnxk/cnxk_cryptodev_ops.h b/drivers/crypto/cnxk/cnxk_cryptodev_ops.h\nindex 0336ae1..e521f07 100644\n--- a/drivers/crypto/cnxk/cnxk_cryptodev_ops.h\n+++ b/drivers/crypto/cnxk/cnxk_cryptodev_ops.h\n@@ -122,6 +122,7 @@ int cnxk_ae_session_cfg(struct rte_cryptodev *dev,\n \t\t\tstruct rte_crypto_asym_xform *xform,\n \t\t\tstruct rte_cryptodev_asym_session *sess,\n \t\t\tstruct rte_mempool *pool);\n+void cnxk_cpt_dump_on_err(struct cnxk_cpt_qp *qp);\n \n static inline union rte_event_crypto_metadata *\n cnxk_event_crypto_mdata_get(struct rte_crypto_op *op)\n",
    "prefixes": [
        "v2",
        "21/29"
    ]
}