Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/103618/?format=api
{ "id": 103618, "url": "http://patches.dpdk.org/api/patches/103618/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20211103075838.1486056-10-xuemingl@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20211103075838.1486056-10-xuemingl@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20211103075838.1486056-10-xuemingl@nvidia.com", "date": "2021-11-03T07:58:33", "name": "[v3,09/14] net/mlx5: move Rx queue hairpin info to private data", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "b60e4cc84468177cb4109b313f9c1a33b58dc9e8", "submitter": { "id": 1904, "url": "http://patches.dpdk.org/api/people/1904/?format=api", "name": "Xueming Li", "email": "xuemingl@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20211103075838.1486056-10-xuemingl@nvidia.com/mbox/", "series": [ { "id": 20258, "url": "http://patches.dpdk.org/api/series/20258/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=20258", "date": "2021-11-03T07:58:24", "name": "net/mlx5: support shared Rx queue", "version": 3, "mbox": "http://patches.dpdk.org/series/20258/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/103618/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/103618/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 8B559A0C55;\n\tWed, 3 Nov 2021 09:00:23 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 49931411B2;\n\tWed, 3 Nov 2021 08:59:54 +0100 (CET)", "from NAM04-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam08on2044.outbound.protection.outlook.com [40.107.101.44])\n by mails.dpdk.org (Postfix) with ESMTP id B837E41183\n for <dev@dpdk.org>; Wed, 3 Nov 2021 08:59:51 +0100 (CET)", "from MWHPR12CA0043.namprd12.prod.outlook.com (2603:10b6:301:2::29)\n by DM5PR12MB4677.namprd12.prod.outlook.com (2603:10b6:4:a4::27) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4669.11; Wed, 3 Nov\n 2021 07:59:49 +0000", "from CO1NAM11FT054.eop-nam11.prod.protection.outlook.com\n (2603:10b6:301:2:cafe::5c) by MWHPR12CA0043.outlook.office365.com\n (2603:10b6:301:2::29) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4649.15 via Frontend\n Transport; Wed, 3 Nov 2021 07:59:49 +0000", "from mail.nvidia.com (216.228.112.34) by\n CO1NAM11FT054.mail.protection.outlook.com (10.13.174.70) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4669.10 via Frontend Transport; Wed, 3 Nov 2021 07:59:49 +0000", "from nvidia.com (172.20.187.5) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 3 Nov\n 2021 07:59:47 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=N3ZH0IjOpVvpP1P4/lOa6f0ZS7Weifs5vxRGaj0ERKejunALLXqg0QG32L+FxS29rlw6h4WR/6xa2Z0XcwUGx4Jo3i6xBkcyb/FdysEQLLXplyaD5yY/pCxitJpGdn+rAiw2xRaPvHUOfLqgkW+Lai2JpvjiUUkYNWu+D+7KN36pQAm9lM3Kz5yDLGG+qDZ5RVlbqNgA7t3esP+ThK8Qrs9IrXatZSRTGAkLYX9vMj+3uHRdoag9yCy7GV70KGjdb+ztMh1IBW+WUepQQgVhCuMeiDQyUzkAcsc11BsUdAjcWdSYzHijEUpdryqGGOXaPR32dvlgb2JS8xYjRdwaxg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=uLQSQNFbKX2avp9PwWs+Fklik6xxGABufP/UofbdiKA=;\n b=Ln1YrCJ3kQdA6gLTnP7sVXbf6oFLKsz77DAXH8iuUDGOtcXPg8uQNn8KN62OU4OSnqqpLYd/q5jnb3UYfVIIuGQSo1YLKPcc0TygYlyzmO0+QBnIJq9yNCd5fV1ubsRc61BhP52VchLQh9gU/hawsAhzCx3D+cLCSeF/ksxc2JnrCHddPVObKVkhiAkQwAaFMtOGXUY/0UAjm6YHPSVseWbfo+EUMwGNx9gpVOs7y4kRHjWXzPGJkGgZT0pW3lYj/1mwzu5MeGQzeWEVzG92jQ8e2/1tHjJCjp0HCF99od4kJHcsPZw9o4TClktUMVKb3FkqaNYg0WdUmMDdCs4qfQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=quarantine pct=100) action=none\n header.from=nvidia.com; dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=uLQSQNFbKX2avp9PwWs+Fklik6xxGABufP/UofbdiKA=;\n b=qzTDi2SaxGEW1jGQR6BKafQIFCOt60Oizk7vU7G3gGwNGtc8ccs+pyAR/z6pQMEMNYrCfMthYzgch4P3xeySQQuIfEOyairZ5vOmIl0GUtM/sZuAOn6sxl8yyqvGbdouBHd1sf7NxGgBQOGhA9Ny2lDE0qhxKDqNcidbBrwzVS1/hSmXci0JIAP9gjw4/mm89YAWzUxJpPoXCwLP7J0nOXLD73czUJgDIu0dpuOTGLicDMhTzRxvN+F8Im4/YtwFmYpc5AhP7sirydI9cEnt7jRuBFfA5/YgmCPXFM5EbBsgzKKIFlnBIUi6JGxjviXC71Nl7U4jXJep68ftt7QZfg==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Xueming Li <xuemingl@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<xuemingl@nvidia.com>, Lior Margalit <lmargalit@nvidia.com>, Matan Azrad\n <matan@nvidia.com>, Viacheslav Ovsiienko <viacheslavo@nvidia.com>", "Date": "Wed, 3 Nov 2021 15:58:33 +0800", "Message-ID": "<20211103075838.1486056-10-xuemingl@nvidia.com>", "X-Mailer": "git-send-email 2.33.0", "In-Reply-To": "<20211103075838.1486056-1-xuemingl@nvidia.com>", "References": "<20210727034204.20649-1-xuemingl@nvidia.com>\n <20211103075838.1486056-1-xuemingl@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.5]", "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "eacedf78-c549-41fd-be92-08d99e9fe8f7", "X-MS-TrafficTypeDiagnostic": "DM5PR12MB4677:", "X-Microsoft-Antispam-PRVS": "\n <DM5PR12MB467728877D41EB049BB7B23FA18C9@DM5PR12MB4677.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:295;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n 4KAOizK66d9+y7zLsgc40caGp8RvA11gT/F9g6xoa51ZEX66tX51zuut13RIHH3r5yNP620JPu3QgBDysChjDubhyult3FXHvYVtMYQOYDtXI9JyO/h3IVsy7DjS2SyPmV5SInCyZigm8NIM84Z2DuIoZkAJhtcGmyCbyXH7CXELR6fh+lUDf4ZoFNP8PPPNoUyHtZviA8y4FYFKGgHHHeeh2M1FFd4FYP99eMfYW7H6AVVAw6OAY1vk5RH/T5R0wLyBk4r1lVrJmaBkqWm77mkUz43CweuG01iXncQdnrDkHHoACb0ibB+k3BSSh8ETt42kzSji3obzvTlNeGNOwmOeD1sjChBq/ZzRqmXj/yKIiZCHOHEOsZM2NC6i+JB3cQr89CYs21pYcVP/HXGcbKnHALh8jSI6Tckyc7FdDZNWbDlExu1JtzcUGpqhXHeuYT1cMqPefr1cCInbdRO7EvgLpdS0qegk9KQVTZZMWLtst8vUBqGsABj7riEEeLMHBDDIQ3pwzaVIgpV6Tlo0oPnPVFepCC87Mxmki97KQXZ8AJ7piGOjaQ0X0xnuKykPyx7AGk6ptQxHW2yDVZuku90dvFPeNf/G2FUFQhM5fuk4MsIFsnHioy07A8q4PzcOFn85QRsHXfraitWmU3QvIUqTq12KGXzDp3sRYCXGzuZo1lONaDA5N97uBFJU4md0vyQLJwKUeCiUBHebqa50Qg==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(36840700001)(46966006)(6666004)(70586007)(1076003)(2906002)(2616005)(356005)(86362001)(7696005)(47076005)(107886003)(82310400003)(186003)(5660300002)(54906003)(8676002)(6286002)(16526019)(508600001)(316002)(7636003)(83380400001)(55016002)(26005)(6916009)(36860700001)(4326008)(426003)(70206006)(336012)(8936002)(36756003);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "03 Nov 2021 07:59:49.3525 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n eacedf78-c549-41fd-be92-08d99e9fe8f7", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1NAM11FT054.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM5PR12MB4677", "Subject": "[dpdk-dev] [PATCH v3 09/14] net/mlx5: move Rx queue hairpin info to\n private data", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Hairpin info of Rx queue can't be shared, moves to private queue data.\n\nSigned-off-by: Xueming Li <xuemingl@nvidia.com>\n---\n drivers/net/mlx5/mlx5_rx.h | 4 ++--\n drivers/net/mlx5/mlx5_rxq.c | 13 +++++--------\n drivers/net/mlx5/mlx5_trigger.c | 24 ++++++++++++------------\n 3 files changed, 19 insertions(+), 22 deletions(-)", "diff": "diff --git a/drivers/net/mlx5/mlx5_rx.h b/drivers/net/mlx5/mlx5_rx.h\nindex eccfbf1108d..b21918223b8 100644\n--- a/drivers/net/mlx5/mlx5_rx.h\n+++ b/drivers/net/mlx5/mlx5_rx.h\n@@ -162,8 +162,6 @@ struct mlx5_rxq_ctrl {\n \tuint32_t flow_tunnels_n[MLX5_FLOW_TUNNEL]; /* Tunnels counters. */\n \tuint32_t wqn; /* WQ number. */\n \tuint16_t dump_file_n; /* Number of dump files. */\n-\tstruct rte_eth_hairpin_conf hairpin_conf; /* Hairpin configuration. */\n-\tuint32_t hairpin_status; /* Hairpin binding status. */\n };\n \n /* RX queue private data. */\n@@ -173,6 +171,8 @@ struct mlx5_rxq_priv {\n \tstruct mlx5_rxq_ctrl *ctrl; /* Shared Rx Queue. */\n \tLIST_ENTRY(mlx5_rxq_priv) owner_entry; /* Entry in shared rxq_ctrl. */\n \tstruct mlx5_priv *priv; /* Back pointer to private data. */\n+\tstruct rte_eth_hairpin_conf hairpin_conf; /* Hairpin configuration. */\n+\tuint32_t hairpin_status; /* Hairpin binding status. */\n };\n \n /* mlx5_rxq.c */\ndiff --git a/drivers/net/mlx5/mlx5_rxq.c b/drivers/net/mlx5/mlx5_rxq.c\nindex 8071ddbd61c..7b637fda643 100644\n--- a/drivers/net/mlx5/mlx5_rxq.c\n+++ b/drivers/net/mlx5/mlx5_rxq.c\n@@ -1695,8 +1695,8 @@ mlx5_rxq_hairpin_new(struct rte_eth_dev *dev, struct mlx5_rxq_priv *rxq,\n \ttmpl->rxq.elts_n = log2above(desc);\n \ttmpl->rxq.elts = NULL;\n \ttmpl->rxq.mr_ctrl.cache_bh = (struct mlx5_mr_btree) { 0 };\n-\ttmpl->hairpin_conf = *hairpin_conf;\n \ttmpl->rxq.idx = idx;\n+\trxq->hairpin_conf = *hairpin_conf;\n \tmlx5_rxq_ref(dev, idx);\n \tLIST_INSERT_HEAD(&priv->rxqsctrl, tmpl, next);\n \treturn tmpl;\n@@ -1913,14 +1913,11 @@ const struct rte_eth_hairpin_conf *\n mlx5_rxq_get_hairpin_conf(struct rte_eth_dev *dev, uint16_t idx)\n {\n \tstruct mlx5_priv *priv = dev->data->dev_private;\n-\tstruct mlx5_rxq_ctrl *rxq_ctrl = NULL;\n+\tstruct mlx5_rxq_priv *rxq = mlx5_rxq_get(dev, idx);\n \n-\tif (idx < priv->rxqs_n && (*priv->rxqs)[idx]) {\n-\t\trxq_ctrl = container_of((*priv->rxqs)[idx],\n-\t\t\t\t\tstruct mlx5_rxq_ctrl,\n-\t\t\t\t\trxq);\n-\t\tif (rxq_ctrl->type == MLX5_RXQ_TYPE_HAIRPIN)\n-\t\t\treturn &rxq_ctrl->hairpin_conf;\n+\tif (idx < priv->rxqs_n && rxq != NULL) {\n+\t\tif (rxq->ctrl->type == MLX5_RXQ_TYPE_HAIRPIN)\n+\t\t\treturn &rxq->hairpin_conf;\n \t}\n \treturn NULL;\n }\ndiff --git a/drivers/net/mlx5/mlx5_trigger.c b/drivers/net/mlx5/mlx5_trigger.c\nindex e5d74d275f8..a124f74fcda 100644\n--- a/drivers/net/mlx5/mlx5_trigger.c\n+++ b/drivers/net/mlx5/mlx5_trigger.c\n@@ -324,7 +324,7 @@ mlx5_hairpin_auto_bind(struct rte_eth_dev *dev)\n \t\t}\n \t\trxq_ctrl = rxq->ctrl;\n \t\tif (rxq_ctrl->type != MLX5_RXQ_TYPE_HAIRPIN ||\n-\t\t rxq_ctrl->hairpin_conf.peers[0].queue != i) {\n+\t\t rxq->hairpin_conf.peers[0].queue != i) {\n \t\t\trte_errno = ENOMEM;\n \t\t\tDRV_LOG(ERR, \"port %u Tx queue %d can't be binded to \"\n \t\t\t\t\"Rx queue %d\", dev->data->port_id,\n@@ -354,7 +354,7 @@ mlx5_hairpin_auto_bind(struct rte_eth_dev *dev)\n \t\tif (ret)\n \t\t\tgoto error;\n \t\t/* Qs with auto-bind will be destroyed directly. */\n-\t\trxq_ctrl->hairpin_status = 1;\n+\t\trxq->hairpin_status = 1;\n \t\ttxq_ctrl->hairpin_status = 1;\n \t\tmlx5_txq_release(dev, i);\n \t}\n@@ -457,9 +457,9 @@ mlx5_hairpin_queue_peer_update(struct rte_eth_dev *dev, uint16_t peer_queue,\n \t\t}\n \t\tpeer_info->qp_id = rxq_ctrl->obj->rq->id;\n \t\tpeer_info->vhca_id = priv->config.hca_attr.vhca_id;\n-\t\tpeer_info->peer_q = rxq_ctrl->hairpin_conf.peers[0].queue;\n-\t\tpeer_info->tx_explicit = rxq_ctrl->hairpin_conf.tx_explicit;\n-\t\tpeer_info->manual_bind = rxq_ctrl->hairpin_conf.manual_bind;\n+\t\tpeer_info->peer_q = rxq->hairpin_conf.peers[0].queue;\n+\t\tpeer_info->tx_explicit = rxq->hairpin_conf.tx_explicit;\n+\t\tpeer_info->manual_bind = rxq->hairpin_conf.manual_bind;\n \t}\n \treturn 0;\n }\n@@ -581,20 +581,20 @@ mlx5_hairpin_queue_peer_bind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n-\t\tif (rxq_ctrl->hairpin_status != 0) {\n+\t\tif (rxq->hairpin_status != 0) {\n \t\t\tDRV_LOG(DEBUG, \"port %u Rx queue %d is already bound\",\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn 0;\n \t\t}\n \t\tif (peer_info->tx_explicit !=\n-\t\t rxq_ctrl->hairpin_conf.tx_explicit) {\n+\t\t rxq->hairpin_conf.tx_explicit) {\n \t\t\trte_errno = EINVAL;\n \t\t\tDRV_LOG(ERR, \"port %u Rx queue %d and peer Tx rule mode\"\n \t\t\t\t\" mismatch\", dev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n \t\tif (peer_info->manual_bind !=\n-\t\t rxq_ctrl->hairpin_conf.manual_bind) {\n+\t\t rxq->hairpin_conf.manual_bind) {\n \t\t\trte_errno = EINVAL;\n \t\t\tDRV_LOG(ERR, \"port %u Rx queue %d and peer binding mode\"\n \t\t\t\t\" mismatch\", dev->data->port_id, cur_queue);\n@@ -606,7 +606,7 @@ mlx5_hairpin_queue_peer_bind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\trq_attr.hairpin_peer_vhca = peer_info->vhca_id;\n \t\tret = mlx5_devx_cmd_modify_rq(rxq_ctrl->obj->rq, &rq_attr);\n \t\tif (ret == 0)\n-\t\t\trxq_ctrl->hairpin_status = 1;\n+\t\t\trxq->hairpin_status = 1;\n \t}\n \treturn ret;\n }\n@@ -688,7 +688,7 @@ mlx5_hairpin_queue_peer_unbind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn -rte_errno;\n \t\t}\n-\t\tif (rxq_ctrl->hairpin_status == 0) {\n+\t\tif (rxq->hairpin_status == 0) {\n \t\t\tDRV_LOG(DEBUG, \"port %u Rx queue %d is already unbound\",\n \t\t\t\tdev->data->port_id, cur_queue);\n \t\t\treturn 0;\n@@ -703,7 +703,7 @@ mlx5_hairpin_queue_peer_unbind(struct rte_eth_dev *dev, uint16_t cur_queue,\n \t\trq_attr.rq_state = MLX5_SQC_STATE_RST;\n \t\tret = mlx5_devx_cmd_modify_rq(rxq_ctrl->obj->rq, &rq_attr);\n \t\tif (ret == 0)\n-\t\t\trxq_ctrl->hairpin_status = 0;\n+\t\t\trxq->hairpin_status = 0;\n \t}\n \treturn ret;\n }\n@@ -1041,7 +1041,7 @@ mlx5_hairpin_get_peer_ports(struct rte_eth_dev *dev, uint16_t *peer_ports,\n \t\t\trxq_ctrl = rxq->ctrl;\n \t\t\tif (rxq_ctrl->type != MLX5_RXQ_TYPE_HAIRPIN)\n \t\t\t\tcontinue;\n-\t\t\tpp = rxq_ctrl->hairpin_conf.peers[0].port;\n+\t\t\tpp = rxq->hairpin_conf.peers[0].port;\n \t\t\tif (pp >= RTE_MAX_ETHPORTS) {\n \t\t\t\trte_errno = ERANGE;\n \t\t\t\tDRV_LOG(ERR, \"port %hu queue %u peer port \"\n", "prefixes": [ "v3", "09/14" ] }