Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/102320/?format=api
{ "id": 102320, "url": "http://patches.dpdk.org/api/patches/102320/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20211019205602.3188203-16-michaelba@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20211019205602.3188203-16-michaelba@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20211019205602.3188203-16-michaelba@nvidia.com", "date": "2021-10-19T20:55:59", "name": "[v3,15/18] common/mlx5: share MR top-half search function", "commit_ref": null, "pull_url": null, "state": "accepted", "archived": true, "hash": "98e11c2d1dbbf550ea40562e0a71b8c6a76463c7", "submitter": { "id": 1949, "url": "http://patches.dpdk.org/api/people/1949/?format=api", "name": "Michael Baum", "email": "michaelba@nvidia.com" }, "delegate": { "id": 1, "url": "http://patches.dpdk.org/api/users/1/?format=api", "username": "tmonjalo", "first_name": "Thomas", "last_name": "Monjalon", "email": "thomas@monjalon.net" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20211019205602.3188203-16-michaelba@nvidia.com/mbox/", "series": [ { "id": 19808, "url": "http://patches.dpdk.org/api/series/19808/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=19808", "date": "2021-10-19T20:55:44", "name": "mlx5: sharing global MR cache between drivers", "version": 3, "mbox": "http://patches.dpdk.org/series/19808/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/102320/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/102320/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 2D18BA0C41;\n\tTue, 19 Oct 2021 22:58:20 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id E62CB4118D;\n\tTue, 19 Oct 2021 22:57:21 +0200 (CEST)", "from NAM10-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam10on2044.outbound.protection.outlook.com [40.107.94.44])\n by mails.dpdk.org (Postfix) with ESMTP id 6F45D40150\n for <dev@dpdk.org>; Tue, 19 Oct 2021 22:56:59 +0200 (CEST)", "from BN0PR02CA0013.namprd02.prod.outlook.com (2603:10b6:408:e4::18)\n by DM8PR12MB5398.namprd12.prod.outlook.com (2603:10b6:8:3f::5) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4608.16; Tue, 19 Oct 2021 20:56:57 +0000", "from BN8NAM11FT033.eop-nam11.prod.protection.outlook.com\n (2603:10b6:408:e4:cafe::12) by BN0PR02CA0013.outlook.office365.com\n (2603:10b6:408:e4::18) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4628.15 via Frontend\n Transport; Tue, 19 Oct 2021 20:56:57 +0000", "from mail.nvidia.com (216.228.112.34) by\n BN8NAM11FT033.mail.protection.outlook.com (10.13.177.149) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4608.15 via Frontend Transport; Tue, 19 Oct 2021 20:56:56 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Tue, 19 Oct\n 2021 20:56:48 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=WKxMTt8nsbUNZLZ7ipFIQ0Hh+RC06ItEthdjpmn272qYcYJdHSCdJ5g+aeFhQu6uHjFYTNzDJgLddKOXWCNpKmNg9jeOgNd7oAjKntLgGV+7DisgCCkh8H2zu8ikvK7XVWexxiz5ozk5vLD5X7HEoH9cBuGk7XhAGjtgvLqi4ikBqrjMnNevCdCGyn9KdWefS54H367MXRY7sjrDHD9LzRtOlSOgkSOrVS9K1Slw4pohMCCWZ7pfgQwu7Gqv6dqTh0jfYtg5qxz4zEcMdM/bPfaj+4cJRh3JhO1yytxUZQ7EpZ27844QEUZ2v27I9CZ6YFtX/YE26d70irNC39871w==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=GnJvoj0b0e/0IV/FCoxWJ492AEP6zRbJp6UlRU2ck8g=;\n b=MiIB7fOhCn//sGJwSi6EXA5xLt1ay0vnE27ag0iId2GbB56J3/CFOeOwG2yjCvvAKiUJQQ76rjdNjDk1YXNz4aL1HKqdcYT4xTeW5BdMZ2/D7mt8Y5olNNRU01w54c6EIpqePpZ81GfdocBEdwNxRfGtT5ZejrEtFR+bc9/qSB1KdriWHLv/4auvSjBg0HdJa9x/laezEsWWXRKROFHjaJmps66Ve6Q3ZE9DiukfuFy1d5Cn+BRNkkzVqj6kq6dIrn+x1+KZ1kRSWVJNMnu3M+5p3MHuTEzjjYEIr2m61w5BMa8KLzao+0Yy2o0o2ZqLJbLt3qQU1xTs7ma3oOliDg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=quarantine pct=100) action=none\n header.from=nvidia.com; dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=GnJvoj0b0e/0IV/FCoxWJ492AEP6zRbJp6UlRU2ck8g=;\n b=iNQE89kyuVjfwvkqSOml8CvXzTCS2iO56Bgez+93YloozhPmLNeCtbsU7Y/NJ53VqFz7JCUYqBALPimcS4K1OXuN31TsCFOBJXZmrnv3OMavTg/chyxNBBkIWPmz21/QqN1vyVdJMNk8OXzVjk1Lz8Qixb1sBoOwEMKO3yx+lCC2iC1S1+tFVGH7xM/+Ol+oNw4hkowF8d3+F5ic4YUdCke5yqAHKjifBRhfAW75wT7P0eyQZiHFAyCSaZGtuGp1q3sirKR93UWpuS+XtvCKTVZxk7vtHcKzmrm++ojY8qzEVOyx8zuPCuFGrBlZUPkKZPBxXS15IZ7tYuwjqytp2Q==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed)\n header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "<michaelba@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "Matan Azrad <matan@nvidia.com>, Thomas Monjalon <thomas@monjalon.net>,\n Michael Baum <michaelba@oss.nvidia.com>", "Date": "Tue, 19 Oct 2021 23:55:59 +0300", "Message-ID": "<20211019205602.3188203-16-michaelba@nvidia.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20211019205602.3188203-1-michaelba@nvidia.com>", "References": "<20211006220350.2357487-1-michaelba@nvidia.com>\n <20211019205602.3188203-1-michaelba@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL101.nvidia.com (172.20.187.10) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "37f8b758-df62-48fa-c203-08d99342fd31", "X-MS-TrafficTypeDiagnostic": "DM8PR12MB5398:", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-Microsoft-Antispam-PRVS": "\n <DM8PR12MB5398C4DC77388352767CB53BCCBD9@DM8PR12MB5398.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:3513;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n iEOg6p7QCEUe/decGAUPSehJNDzIGfstA4ihx+oNQGYVaN8lDoJJ0tJ5qp5dKHjpCs4bsICc5CYH/HXSrWE/jpiFcDe4c+iWrLaC/qJuRRtQPDMTHQ9w6wy3b7AOb4vRUD5gsh2/6tk7dJcXZujB/jvvZBdlmAJhEmmxpRw/eWoc7nSh065QpgsupXiX/cxKZiUI9PygyCf9Sb4915S/fVn5c6p0RWda2xwDvKciLvzcix7NXOz+HI8wMWmCthVjNq636/icMOfb0kCarYbTCvYQe0L/PQWNMtK+3gFgtB+asNPSQf6qfj46P9K5Q3fWY6moKJra41djSPIgIE27vVwY6oGLRAWd/arzaOaJWC/X5oTOlJEAUm9fX2IN+1NrngY0HOwArsh59CKn+AqZT1OKSRQDuUlFG+Nyp+OcXEmHN3xs4xlea/jbqKwgWyJeXJeRYTbB88uIM33+e9smkZh9bXvVPoPU2XXpWPj4b6UZyBZdf9nL33JT1jm8+f7lc5uVXAX3IS3Xn81dujHb3doWGLVnAqjVUzjRSbGeTmBwP0LcRiIV8M0a+s+s872OSocDCe5BlpOObjwffI3X+2pVA84Ep46Z8lax2+Wc7NbkzfIVmYlSi47a61569MB/jrVb9xSv788NaWPVzNkK0UitvWPxI5hzwk0KtAfjZ6FSrqn2sLr6sooCbUK9KYdloXj2+zXr9/pWvQheUewuJA==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(70586007)(2616005)(316002)(6666004)(54906003)(336012)(6916009)(107886003)(6286002)(7636003)(36860700001)(70206006)(2906002)(83380400001)(47076005)(356005)(82310400003)(86362001)(2876002)(186003)(426003)(30864003)(26005)(7696005)(5660300002)(36756003)(36906005)(508600001)(8936002)(55016002)(4326008)(16526019)(1076003)(8676002);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "19 Oct 2021 20:56:56.9899 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 37f8b758-df62-48fa-c203-08d99342fd31", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BN8NAM11FT033.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "DM8PR12MB5398", "Subject": "[dpdk-dev] [PATCH v3 15/18] common/mlx5: share MR top-half search\n function", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "From: Michael Baum <michaelba@oss.nvidia.com>\n\nAdd function to search in local liniar cache and use it in the drivers\ninstead of their functions.\n\nSigned-off-by: Michael Baum <michaelba@oss.nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/common/mlx5/mlx5_common.h | 9 ++++\n drivers/common/mlx5/mlx5_common_mr.c | 52 ++++++++++++++++++++++++\n drivers/common/mlx5/version.map | 1 +\n drivers/compress/mlx5/mlx5_compress.c | 38 +----------------\n drivers/crypto/mlx5/mlx5_crypto.c | 38 +----------------\n drivers/regex/mlx5/mlx5_regex_fastpath.c | 34 +++++-----------\n 6 files changed, 77 insertions(+), 95 deletions(-)", "diff": "diff --git a/drivers/common/mlx5/mlx5_common.h b/drivers/common/mlx5/mlx5_common.h\nindex a863fb2b26..8df4f32aa2 100644\n--- a/drivers/common/mlx5/mlx5_common.h\n+++ b/drivers/common/mlx5/mlx5_common.h\n@@ -22,6 +22,7 @@\n #include \"mlx5_prm.h\"\n #include \"mlx5_devx_cmds.h\"\n #include \"mlx5_common_os.h\"\n+#include \"mlx5_common_mr.h\"\n \n /* Reported driver name. */\n #define MLX5_PCI_DRIVER_NAME \"mlx5_pci\"\n@@ -447,6 +448,14 @@ __rte_internal\n bool\n mlx5_dev_is_pci(const struct rte_device *dev);\n \n+/* mlx5_common_mr.c */\n+\n+__rte_internal\n+uint32_t\n+mlx5_mr_mb2mr(struct mlx5_common_device *cdev, struct mlx5_mp_id *mp_id,\n+\t struct mlx5_mr_ctrl *mr_ctrl, struct rte_mbuf *mbuf,\n+\t struct mlx5_mr_share_cache *share_cache);\n+\n /* mlx5_common_os.c */\n \n int mlx5_os_open_device(struct mlx5_common_device *cdev, uint32_t classes);\ndiff --git a/drivers/common/mlx5/mlx5_common_mr.c b/drivers/common/mlx5/mlx5_common_mr.c\nindex 43dc3d88ce..4de1c25f2a 100644\n--- a/drivers/common/mlx5/mlx5_common_mr.c\n+++ b/drivers/common/mlx5/mlx5_common_mr.c\n@@ -576,6 +576,8 @@ mr_find_contig_memsegs_cb(const struct rte_memseg_list *msl,\n *\n * @param pd\n * Pointer to pd of a device (net, regex, vdpa,...).\n+ * @param mp_id\n+ * Multi-process identifier, may be NULL for the primary process.\n * @param share_cache\n * Pointer to a global shared MR cache.\n * @param[out] entry\n@@ -867,6 +869,8 @@ mlx5_mr_create_primary(void *pd,\n *\n * @param pd\n * Pointer to pd handle of a device (net, regex, vdpa,...).\n+ * @param mp_id\n+ * Multi-process identifier, may be NULL for the primary process.\n * @param share_cache\n * Pointer to a global shared MR cache.\n * @param[out] entry\n@@ -874,6 +878,8 @@ mlx5_mr_create_primary(void *pd,\n * created. If failed to create one, this will not be updated.\n * @param addr\n * Target virtual address to register.\n+ * @param mr_ext_memseg_en\n+ * Configurable flag about external memory segment enable or not.\n *\n * @return\n * Searched LKey on success, UINT32_MAX on failure and rte_errno is set.\n@@ -907,6 +913,8 @@ mlx5_mr_create(void *pd, struct mlx5_mp_id *mp_id,\n *\n * @param pd\n * Pointer to pd of a device (net, regex, vdpa,...).\n+ * @param mp_id\n+ * Multi-process identifier, may be NULL for the primary process.\n * @param share_cache\n * Pointer to a global shared MR cache.\n * @param mr_ctrl\n@@ -916,6 +924,8 @@ mlx5_mr_create(void *pd, struct mlx5_mp_id *mp_id,\n * created. If failed to create one, this is not written.\n * @param addr\n * Search key.\n+ * @param mr_ext_memseg_en\n+ * Configurable flag about external memory segment enable or not.\n *\n * @return\n * Searched LKey on success, UINT32_MAX on no match.\n@@ -971,12 +981,16 @@ mr_lookup_caches(void *pd, struct mlx5_mp_id *mp_id,\n *\n * @param pd\n * Pointer to pd of a device (net, regex, vdpa,...).\n+ * @param mp_id\n+ * Multi-process identifier, may be NULL for the primary process.\n * @param share_cache\n * Pointer to a global shared MR cache.\n * @param mr_ctrl\n * Pointer to per-queue MR control structure.\n * @param addr\n * Search key.\n+ * @param mr_ext_memseg_en\n+ * Configurable flag about external memory segment enable or not.\n *\n * @return\n * Searched LKey on success, UINT32_MAX on no match.\n@@ -1822,3 +1836,41 @@ mlx5_mr_mempool2mr_bh(struct mlx5_mr_share_cache *share_cache,\n \tmr_ctrl->head = (mr_ctrl->head + 1) % MLX5_MR_CACHE_N;\n \treturn lkey;\n }\n+\n+/**\n+ * Query LKey from a packet buffer.\n+ *\n+ * @param cdev\n+ * Pointer to the mlx5 device structure.\n+ * @param mp_id\n+ * Multi-process identifier, may be NULL for the primary process.\n+ * @param mr_ctrl\n+ * Pointer to per-queue MR control structure.\n+ * @param mbuf\n+ * Pointer to mbuf.\n+ * @param share_cache\n+ * Pointer to a global shared MR cache.\n+ *\n+ * @return\n+ * Searched LKey on success, UINT32_MAX on no match.\n+ */\n+uint32_t\n+mlx5_mr_mb2mr(struct mlx5_common_device *cdev, struct mlx5_mp_id *mp_id,\n+\t struct mlx5_mr_ctrl *mr_ctrl, struct rte_mbuf *mbuf,\n+\t struct mlx5_mr_share_cache *share_cache)\n+{\n+\tuint32_t lkey;\n+\tuintptr_t addr = (uintptr_t)mbuf->buf_addr;\n+\n+\t/* Check generation bit to see if there's any change on existing MRs. */\n+\tif (unlikely(*mr_ctrl->dev_gen_ptr != mr_ctrl->cur_gen))\n+\t\tmlx5_mr_flush_local_cache(mr_ctrl);\n+\t/* Linear search on MR cache array. */\n+\tlkey = mlx5_mr_lookup_lkey(mr_ctrl->cache, &mr_ctrl->mru,\n+\t\t\t\t MLX5_MR_CACHE_N, (uintptr_t)mbuf->buf_addr);\n+\tif (likely(lkey != UINT32_MAX))\n+\t\treturn lkey;\n+\t/* Take slower bottom-half on miss. */\n+\treturn mlx5_mr_addr2mr_bh(cdev->pd, mp_id, share_cache, mr_ctrl,\n+\t\t\t\t addr, cdev->config.mr_ext_memseg_en);\n+}\ndiff --git a/drivers/common/mlx5/version.map b/drivers/common/mlx5/version.map\nindex abe5c12cd8..292c5ede89 100644\n--- a/drivers/common/mlx5/version.map\n+++ b/drivers/common/mlx5/version.map\n@@ -118,6 +118,7 @@ INTERNAL {\n \tmlx5_mr_insert_cache;\n \tmlx5_mr_lookup_cache;\n \tmlx5_mr_lookup_list;\n+\tmlx5_mr_mb2mr;\n \tmlx5_free_mr_by_addr;\n \tmlx5_mr_rebuild_cache;\n \tmlx5_mr_release_cache;\ndiff --git a/drivers/compress/mlx5/mlx5_compress.c b/drivers/compress/mlx5/mlx5_compress.c\nindex c36db0c062..a5cec27894 100644\n--- a/drivers/compress/mlx5/mlx5_compress.c\n+++ b/drivers/compress/mlx5/mlx5_compress.c\n@@ -435,40 +435,6 @@ static struct rte_compressdev_ops mlx5_compress_ops = {\n \t.stream_free\t\t= NULL,\n };\n \n-/**\n- * Query LKey from a packet buffer for QP. If not found, add the mempool.\n- *\n- * @param priv\n- * Pointer to the priv object.\n- * @param addr\n- * Search key.\n- * @param mr_ctrl\n- * Pointer to per-queue MR control structure.\n- * @param ol_flags\n- * Mbuf offload features.\n- *\n- * @return\n- * Searched LKey on success, UINT32_MAX on no match.\n- */\n-static __rte_always_inline uint32_t\n-mlx5_compress_addr2mr(struct mlx5_compress_priv *priv, uintptr_t addr,\n-\t\t struct mlx5_mr_ctrl *mr_ctrl, uint64_t ol_flags)\n-{\n-\tuint32_t lkey;\n-\n-\t/* Check generation bit to see if there's any change on existing MRs. */\n-\tif (unlikely(*mr_ctrl->dev_gen_ptr != mr_ctrl->cur_gen))\n-\t\tmlx5_mr_flush_local_cache(mr_ctrl);\n-\t/* Linear search on MR cache array. */\n-\tlkey = mlx5_mr_lookup_lkey(mr_ctrl->cache, &mr_ctrl->mru,\n-\t\t\t\t MLX5_MR_CACHE_N, addr);\n-\tif (likely(lkey != UINT32_MAX))\n-\t\treturn lkey;\n-\t/* Take slower bottom-half on miss. */\n-\treturn mlx5_mr_addr2mr_bh(priv->cdev->pd, 0, &priv->mr_scache, mr_ctrl,\n-\t\t\t\t addr, !!(ol_flags & EXT_ATTACHED_MBUF));\n-}\n-\n static __rte_always_inline uint32_t\n mlx5_compress_dseg_set(struct mlx5_compress_qp *qp,\n \t\t volatile struct mlx5_wqe_dseg *restrict dseg,\n@@ -478,8 +444,8 @@ mlx5_compress_dseg_set(struct mlx5_compress_qp *qp,\n \tuintptr_t addr = rte_pktmbuf_mtod_offset(mbuf, uintptr_t, offset);\n \n \tdseg->bcount = rte_cpu_to_be_32(len);\n-\tdseg->lkey = mlx5_compress_addr2mr(qp->priv, addr, &qp->mr_ctrl,\n-\t\t\t\t\t mbuf->ol_flags);\n+\tdseg->lkey = mlx5_mr_mb2mr(qp->priv->cdev, 0, &qp->mr_ctrl, mbuf,\n+\t\t\t\t &qp->priv->mr_scache);\n \tdseg->pbuf = rte_cpu_to_be_64(addr);\n \treturn dseg->lkey;\n }\ndiff --git a/drivers/crypto/mlx5/mlx5_crypto.c b/drivers/crypto/mlx5/mlx5_crypto.c\nindex 6cf6889d21..1105d3fcd5 100644\n--- a/drivers/crypto/mlx5/mlx5_crypto.c\n+++ b/drivers/crypto/mlx5/mlx5_crypto.c\n@@ -303,40 +303,6 @@ mlx5_crypto_get_block_size(struct rte_crypto_op *op)\n \t}\n }\n \n-/**\n- * Query LKey from a packet buffer for QP. If not found, add the mempool.\n- *\n- * @param priv\n- * Pointer to the priv object.\n- * @param addr\n- * Search key.\n- * @param mr_ctrl\n- * Pointer to per-queue MR control structure.\n- * @param ol_flags\n- * Mbuf offload features.\n- *\n- * @return\n- * Searched LKey on success, UINT32_MAX on no match.\n- */\n-static __rte_always_inline uint32_t\n-mlx5_crypto_addr2mr(struct mlx5_crypto_priv *priv, uintptr_t addr,\n-\t\t struct mlx5_mr_ctrl *mr_ctrl, uint64_t ol_flags)\n-{\n-\tuint32_t lkey;\n-\n-\t/* Check generation bit to see if there's any change on existing MRs. */\n-\tif (unlikely(*mr_ctrl->dev_gen_ptr != mr_ctrl->cur_gen))\n-\t\tmlx5_mr_flush_local_cache(mr_ctrl);\n-\t/* Linear search on MR cache array. */\n-\tlkey = mlx5_mr_lookup_lkey(mr_ctrl->cache, &mr_ctrl->mru,\n-\t\t\t\t MLX5_MR_CACHE_N, addr);\n-\tif (likely(lkey != UINT32_MAX))\n-\t\treturn lkey;\n-\t/* Take slower bottom-half on miss. */\n-\treturn mlx5_mr_addr2mr_bh(priv->cdev->pd, 0, &priv->mr_scache, mr_ctrl,\n-\t\t\t\t addr, !!(ol_flags & EXT_ATTACHED_MBUF));\n-}\n-\n static __rte_always_inline uint32_t\n mlx5_crypto_klm_set(struct mlx5_crypto_priv *priv, struct mlx5_crypto_qp *qp,\n \t\t struct rte_mbuf *mbuf, struct mlx5_wqe_dseg *klm,\n@@ -350,8 +316,8 @@ mlx5_crypto_klm_set(struct mlx5_crypto_priv *priv, struct mlx5_crypto_qp *qp,\n \t*remain -= data_len;\n \tklm->bcount = rte_cpu_to_be_32(data_len);\n \tklm->pbuf = rte_cpu_to_be_64(addr);\n-\tklm->lkey = mlx5_crypto_addr2mr(priv, addr, &qp->mr_ctrl,\n-\t\t\t\t\tmbuf->ol_flags);\n+\tklm->lkey = mlx5_mr_mb2mr(priv->cdev, 0, &qp->mr_ctrl, mbuf,\n+\t\t\t\t &priv->mr_scache);\n \treturn klm->lkey;\n \n }\ndiff --git a/drivers/regex/mlx5/mlx5_regex_fastpath.c b/drivers/regex/mlx5/mlx5_regex_fastpath.c\nindex 575b639752..8817e2e074 100644\n--- a/drivers/regex/mlx5/mlx5_regex_fastpath.c\n+++ b/drivers/regex/mlx5/mlx5_regex_fastpath.c\n@@ -123,26 +123,12 @@ set_wqe_ctrl_seg(struct mlx5_wqe_ctrl_seg *seg, uint16_t pi, uint8_t opcode,\n * Searched LKey on success, UINT32_MAX on no match.\n */\n static inline uint32_t\n-mlx5_regex_addr2mr(struct mlx5_regex_priv *priv, struct mlx5_mr_ctrl *mr_ctrl,\n-\t\t struct rte_mbuf *mbuf)\n+mlx5_regex_mb2mr(struct mlx5_regex_priv *priv, struct mlx5_mr_ctrl *mr_ctrl,\n+\t\t struct rte_mbuf *mbuf)\n {\n-\tuintptr_t addr = rte_pktmbuf_mtod(mbuf, uintptr_t);\n-\tuint32_t lkey;\n-\n-\t/* Check generation bit to see if there's any change on existing MRs. */\n-\tif (unlikely(*mr_ctrl->dev_gen_ptr != mr_ctrl->cur_gen))\n-\t\tmlx5_mr_flush_local_cache(mr_ctrl);\n-\t/* Linear search on MR cache array. */\n-\tlkey = mlx5_mr_lookup_lkey(mr_ctrl->cache, &mr_ctrl->mru,\n-\t\t\t\t MLX5_MR_CACHE_N, addr);\n-\tif (likely(lkey != UINT32_MAX))\n-\t\treturn lkey;\n-\t/* Take slower bottom-half on miss. */\n-\treturn mlx5_mr_addr2mr_bh(priv->cdev->pd, 0, &priv->mr_scache, mr_ctrl,\n-\t\t\t\t addr, !!(mbuf->ol_flags & EXT_ATTACHED_MBUF));\n+\treturn mlx5_mr_mb2mr(priv->cdev, 0, mr_ctrl, mbuf, &priv->mr_scache);\n }\n \n-\n static inline void\n __prep_one(struct mlx5_regex_priv *priv, struct mlx5_regex_hw_qp *qp_obj,\n \t struct rte_regex_ops *op, struct mlx5_regex_job *job,\n@@ -194,7 +180,7 @@ prep_one(struct mlx5_regex_priv *priv, struct mlx5_regex_qp *qp,\n \tstruct mlx5_klm klm;\n \n \tklm.byte_count = rte_pktmbuf_data_len(op->mbuf);\n-\tklm.mkey = mlx5_regex_addr2mr(priv, &qp->mr_ctrl, op->mbuf);\n+\tklm.mkey = mlx5_regex_mb2mr(priv, &qp->mr_ctrl, op->mbuf);\n \tklm.address = rte_pktmbuf_mtod(op->mbuf, uintptr_t);\n \t__prep_one(priv, qp_obj, op, job, qp_obj->pi, &klm);\n \tqp_obj->db_pi = qp_obj->pi;\n@@ -317,6 +303,7 @@ prep_regex_umr_wqe_set(struct mlx5_regex_priv *priv, struct mlx5_regex_qp *qp,\n \tuint32_t len = 0;\n \tstruct mlx5_klm *mkey_klm = NULL;\n \tstruct mlx5_klm klm;\n+\tuintptr_t addr;\n \n \twhile (left_ops--)\n \t\trte_prefetch0(op[left_ops]);\n@@ -360,11 +347,12 @@ prep_regex_umr_wqe_set(struct mlx5_regex_priv *priv, struct mlx5_regex_qp *qp,\n \t\t\tklm.mkey = rte_cpu_to_be_32\n \t\t\t\t\t(qp->jobs[mkey_job_id].imkey->id);\n \t\t\twhile (mbuf) {\n+\t\t\t\taddr = rte_pktmbuf_mtod(mbuf, uintptr_t);\n \t\t\t\t/* Build indirect mkey seg's KLM. */\n-\t\t\t\tmkey_klm->mkey = mlx5_regex_addr2mr\n-\t\t\t\t\t\t(priv, &qp->mr_ctrl, mbuf);\n-\t\t\t\tmkey_klm->address = rte_cpu_to_be_64\n-\t\t\t\t\t(rte_pktmbuf_mtod(mbuf, uintptr_t));\n+\t\t\t\tmkey_klm->mkey = mlx5_regex_mb2mr(priv,\n+\t\t\t\t\t\t\t\t &qp->mr_ctrl,\n+\t\t\t\t\t\t\t\t mbuf);\n+\t\t\t\tmkey_klm->address = rte_cpu_to_be_64(addr);\n \t\t\t\tmkey_klm->byte_count = rte_cpu_to_be_32\n \t\t\t\t\t\t(rte_pktmbuf_data_len(mbuf));\n \t\t\t\t/*\n@@ -380,7 +368,7 @@ prep_regex_umr_wqe_set(struct mlx5_regex_priv *priv, struct mlx5_regex_qp *qp,\n \t\t\tklm.byte_count = scatter_size;\n \t\t} else {\n \t\t\t/* The single mubf case. Build the KLM directly. */\n-\t\t\tklm.mkey = mlx5_regex_addr2mr(priv, &qp->mr_ctrl, mbuf);\n+\t\t\tklm.mkey = mlx5_regex_mb2mr(priv, &qp->mr_ctrl, mbuf);\n \t\t\tklm.address = rte_pktmbuf_mtod(mbuf, uintptr_t);\n \t\t\tklm.byte_count = rte_pktmbuf_data_len(mbuf);\n \t\t}\n", "prefixes": [ "v3", "15/18" ] }