Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/100627/?format=api
http://patches.dpdk.org/api/patches/100627/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20211006120945.6612-4-talshn@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20211006120945.6612-4-talshn@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20211006120945.6612-4-talshn@nvidia.com", "date": "2021-10-06T12:09:36", "name": "[03/12] net/mlx5: query software parsing support on Windows", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "53518f589cbee4b865709722589b5cf888931080", "submitter": { "id": 1893, "url": "http://patches.dpdk.org/api/people/1893/?format=api", "name": "Tal Shnaiderman", "email": "talshn@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20211006120945.6612-4-talshn@nvidia.com/mbox/", "series": [ { "id": 19415, "url": "http://patches.dpdk.org/api/series/19415/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=19415", "date": "2021-10-06T12:09:33", "name": "Expand NIC offloads support on Windows", "version": 1, "mbox": "http://patches.dpdk.org/series/19415/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/100627/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/100627/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id C6063A0C41;\n\tWed, 6 Oct 2021 14:12:02 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id AC34C41478;\n\tWed, 6 Oct 2021 14:10:49 +0200 (CEST)", "from NAM10-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam10on2058.outbound.protection.outlook.com [40.107.93.58])\n by mails.dpdk.org (Postfix) with ESMTP id 2D9FA41477\n for <dev@dpdk.org>; Wed, 6 Oct 2021 14:10:48 +0200 (CEST)", "from DS7PR03CA0027.namprd03.prod.outlook.com (2603:10b6:5:3b8::32)\n by CY4PR12MB1733.namprd12.prod.outlook.com (2603:10b6:903:11d::13) with\n Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4587.18; Wed, 6 Oct\n 2021 12:10:46 +0000", "from DM6NAM11FT017.eop-nam11.prod.protection.outlook.com\n (2603:10b6:5:3b8:cafe::b5) by DS7PR03CA0027.outlook.office365.com\n (2603:10b6:5:3b8::32) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4566.17 via Frontend\n Transport; Wed, 6 Oct 2021 12:10:46 +0000", "from mail.nvidia.com (216.228.112.34) by\n DM6NAM11FT017.mail.protection.outlook.com (10.13.172.145) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4587.18 via Frontend Transport; Wed, 6 Oct 2021 12:10:46 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 6 Oct\n 2021 12:10:43 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=BItUgpw+mY0Bh1rhB1hfCWew4fWJ+DHwN7mAlQqCNhJljiLAjgYOap3C4ntiQ4yvfw/S/NyrM9o/ku6q1qAivlsD/bfZmsJfNck92GREvfwf1uiAX+faroM8YVbtmb744RHoUGVSgL2Z5mfrga05A4eqaM40VHZYC2d+EmaZNel4KDiwv9D7UW4Jv5+p8xFH6zW9hac1dVqOY/TWElFe2rQw0y0THUnOnMEYeCa/H6MOmav6n/MRAzSoKRljZukDsiQfEnEo6QmuNmuAx/EJxb0E/fJHH+c8k0FFdmEuM5VbZMQWY0nnbbNL4VQSaBIZvhPe4+ux3mcdEuXIl6b8Yw==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=NfaP1V6ie+XLHr4nT7VV9ufi4pjmiwiYuHYxpgNTujc=;\n b=KNC6m5fJLggRVYnfGZpIcTb1lMcqjbKuF2++jJjVKj+56qftb5dRJc7nIC3b08ehQZxxhXwIQ/pglFKAq8ZuFqi83C6JtsxVa03zIce0JyS4fo8ZuPxR9s7KqSBwpca6s4V8TQTNYh2aliAPNS0r0xP1ZYVolS7it6yaVg3GztLI0QnjC/93oexyL20GoK8Sq6S/9NfCVO57yHvm8ejSLPEDWeOGl6OJlXW99xmIGKYMIKTMUiHN2Sa+mJBnZKSSM89aJkdUx4OZ3LlfXJB4vmBRSck97bNQf+CIrvflm7qfN5oLoooLzEwzibj5vRpeP45k+Aez/nGkr3wnD984xg==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=monjalon.net smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=NfaP1V6ie+XLHr4nT7VV9ufi4pjmiwiYuHYxpgNTujc=;\n b=l48Vbyq9sL4EpGNg5zsw1O2uotm77YgrKIt7YOcUv55FBbEqzPz0yrVVKAksLA3MyG7V2hWzDFbW25c8NhJDak0hl+SubUOfS7xJRlX4UR4p7QWJUf01IM7n7AhEz9OunP7B/PGOpXt69501EYO6z6/u+zyvmFh6PNrk72GKE3UHImmI62sBFYinsqh355NJjjeNjjio47VqNKFUJ3DWIf/lEcPs1+0/Ax/vhKDi1WhL/NCYL589E36r8WxsDiBp/dGnHJHeeTZSMvM2qcHVtSql4vgHMObsrXyKnNerVJp5doV2J2/SC7y6SXxh8Y3qUhva+gFdI+tVN9ncooBvDA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; monjalon.net; dkim=none (message not signed)\n header.d=none;monjalon.net; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Tal Shnaiderman <talshn@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<thomas@monjalon.net>, <matan@nvidia.com>, <rasland@nvidia.com>,\n <asafp@nvidia.com>, <viacheslavo@nvidia.com>, <eilong@nvidia.com>,\n <kcollins@nvidia.com>, <idanhac@nvidia.com>", "Date": "Wed, 6 Oct 2021 15:09:36 +0300", "Message-ID": "<20211006120945.6612-4-talshn@nvidia.com>", "X-Mailer": "git-send-email 2.16.1.windows.4", "In-Reply-To": "<20211006120945.6612-1-talshn@nvidia.com>", "References": "<20211006120945.6612-1-talshn@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "c71ae8d8-bfad-44da-0096-08d988c253f1", "X-MS-TrafficTypeDiagnostic": "CY4PR12MB1733:", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-Microsoft-Antispam-PRVS": "\n <CY4PR12MB17331BAF49338BF14F6DD5D9A4B09@CY4PR12MB1733.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:5516;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n mrfPuE078efwKXop/YKAxvRYujk9W7wdpqghOkLm72uambZIDli5N9VfrqEBeyTFTtaSW87FzpJHf8aoPJNEo2TAm4DrBdwQOcq9LsC8l4bwuM+q8jb6wLUtP3yjlHs2geRXVVdd81724XphjZGP6uNP2AUa0TywfNnbE4ouBZVmUYTDRiFjFf2+AQI+3mWlAH7901VvJtdrFRdw6eqwLcg4CZOBpjeOpiYuceilRxz0fRE5S/NataO0d+EKJB0mFujJcvNcfEUd+qgtr/hOOJ3GpgUY3P/gt+2TT7QugfZSvhO2YBZ9pTvVCC1zEuLmRcIEbjjs5j0d02e8WmLFPWgoGcDO8EgC36peyPSd8gJwzLVY2heSX2FOVyYarXnfxdf4Dzt/y52Wpb/b7Ldl+BhCrgDUoaEpWjWpEtTo+OTJZ3UiObp7onWKBukjJhRcsbXBS+w+O32i1rpCFPdqmtoD/hvBNOefPWgiIKTFxmj+DA40G0KgAFDp66SBI3bChrByOIBSO0mJ6GHSiQUE7YpTdYqJs6BK06eaWP4+t0DBLCW64eFKFU1bI5tU/C6teBtjMd83XhzQxgQAqyDtqcRrdGBPk+5QiBSAxCZJdhGD8kUtiu1oAmAp2oIApesALvhvZHh2JEkMee6Z64JKf/KUkD7shvDK92YCuKNjWHULplWGPhOxjDS/ze9cou7Yc+Wk3uITRNRVFA69IJsDzA==", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(508600001)(6666004)(8936002)(316002)(4326008)(83380400001)(426003)(107886003)(6286002)(7636003)(54906003)(55016002)(86362001)(2616005)(6916009)(356005)(70586007)(47076005)(36860700001)(7696005)(186003)(8676002)(336012)(1076003)(16526019)(82310400003)(26005)(36756003)(2906002)(70206006)(5660300002);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Oct 2021 12:10:46.1892 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n c71ae8d8-bfad-44da-0096-08d988c253f1", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT017.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "CY4PR12MB1733", "Subject": "[dpdk-dev] [PATCH 03/12] net/mlx5: query software parsing support\n on Windows", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Query software parsing supported on the NIC.\n\nSave the offloads values in a config parameter.\nThis is needed for the outer IPv4 checksum and\nIP and UPD tunneled packet TSO support.\n\nSigned-off-by: Tal Shnaiderman <talshn@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/net/mlx5/mlx5.c | 16 ++++++++++++++++\n drivers/net/mlx5/mlx5.h | 2 ++\n drivers/net/mlx5/windows/mlx5_os.c | 6 +++++-\n drivers/net/mlx5/windows/mlx5_os.h | 6 ++++++\n 4 files changed, 29 insertions(+), 1 deletion(-)", "diff": "diff --git a/drivers/net/mlx5/mlx5.c b/drivers/net/mlx5/mlx5.c\nindex 45ccfe2784..add07db755 100644\n--- a/drivers/net/mlx5/mlx5.c\n+++ b/drivers/net/mlx5/mlx5.c\n@@ -950,6 +950,22 @@ mlx5_flex_parser_ecpri_release(struct rte_eth_dev *dev)\n \tprf->obj = NULL;\n }\n \n+uint32_t\n+mlx5_get_supported_sw_parsing_offloads(const struct mlx5_hca_attr *attr)\n+{\n+\tuint32_t sw_parsing_offloads = 0;\n+\n+\tif (attr->swp) {\n+\t\tsw_parsing_offloads |= MLX5_SW_PARSING_CAP;\n+\t\tif (attr->swp_csum)\n+\t\t\tsw_parsing_offloads |= MLX5_SW_PARSING_CSUM_CAP;\n+\n+\t\tif (attr->swp_lso)\n+\t\t\tsw_parsing_offloads |= MLX5_SW_PARSING_TSO_CAP;\n+\t}\n+\treturn sw_parsing_offloads;\n+}\n+\n /*\n * Allocate Rx and Tx UARs in robust fashion.\n * This routine handles the following UAR allocation issues:\ndiff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h\nindex edb4f26d42..0694927457 100644\n--- a/drivers/net/mlx5/mlx5.h\n+++ b/drivers/net/mlx5/mlx5.h\n@@ -1828,5 +1828,7 @@ int mlx5_aso_ct_query_by_wqe(struct mlx5_dev_ctx_shared *sh,\n \t\t\t struct rte_flow_action_conntrack *profile);\n int mlx5_aso_ct_available(struct mlx5_dev_ctx_shared *sh,\n \t\t\t struct mlx5_aso_ct_action *ct);\n+uint32_t\n+mlx5_get_supported_sw_parsing_offloads(const struct mlx5_hca_attr *attr);\n \n #endif /* RTE_PMD_MLX5_H_ */\ndiff --git a/drivers/net/mlx5/windows/mlx5_os.c b/drivers/net/mlx5/windows/mlx5_os.c\nindex 26fa927039..1e258e044e 100644\n--- a/drivers/net/mlx5/windows/mlx5_os.c\n+++ b/drivers/net/mlx5/windows/mlx5_os.c\n@@ -169,6 +169,8 @@ mlx5_os_get_dev_attr(void *ctx, struct mlx5_dev_attr *device_attr)\n \t\tdevice_attr->max_rwq_indirection_table_size =\n \t\t\t1 << hca_attr.rss_ind_tbl_cap;\n \t}\n+\tdevice_attr->sw_parsing_offloads =\n+\t\tmlx5_get_supported_sw_parsing_offloads(&hca_attr);\n \tpv_iseg = mlx5_glue->query_hca_iseg(mlx5_ctx, &cb_iseg);\n \tif (pv_iseg == NULL) {\n \t\tDRV_LOG(ERR, \"Failed to get device hca_iseg\");\n@@ -393,7 +395,9 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev,\n \t}\n \tDRV_LOG(DEBUG, \"MPW isn't supported\");\n \tmlx5_os_get_dev_attr(sh->ctx, &device_attr);\n-\tconfig->swp = 0;\n+\tconfig->swp = device_attr.sw_parsing_offloads &\n+\t\t(MLX5_SW_PARSING_CAP | MLX5_SW_PARSING_CSUM_CAP |\n+\t\t MLX5_SW_PARSING_TSO_CAP);\n \tconfig->ind_table_max_size =\n \t\tsh->device_attr.max_rwq_indirection_table_size;\n \tcqe_comp = 0;\ndiff --git a/drivers/net/mlx5/windows/mlx5_os.h b/drivers/net/mlx5/windows/mlx5_os.h\nindex 7fe41d4e90..6de683357c 100644\n--- a/drivers/net/mlx5/windows/mlx5_os.h\n+++ b/drivers/net/mlx5/windows/mlx5_os.h\n@@ -16,4 +16,10 @@ enum {\n \n #define MLX5_NAMESIZE MLX5_FS_NAME_MAX\n \n+enum mlx5_sw_parsing_offloads {\n+\tMLX5_SW_PARSING_CAP = 1 << 0,\n+\tMLX5_SW_PARSING_CSUM_CAP = 1 << 1,\n+\tMLX5_SW_PARSING_TSO_CAP = 1 << 2,\n+};\n+\n #endif /* RTE_PMD_MLX5_OS_H_ */\n", "prefixes": [ "03/12" ] }{ "id": 100627, "url": "