Patch Detail
get:
Show a patch.
patch:
Update a patch.
put:
Update a patch.
GET /api/patches/100625/?format=api
{ "id": 100625, "url": "http://patches.dpdk.org/api/patches/100625/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/patch/20211006120945.6612-2-talshn@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20211006120945.6612-2-talshn@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20211006120945.6612-2-talshn@nvidia.com", "date": "2021-10-06T12:09:34", "name": "[01/12] net/mlx5: fix software parsing support query", "commit_ref": null, "pull_url": null, "state": "superseded", "archived": true, "hash": "636fb8bad70a256d4013065e1627255f28b5f312", "submitter": { "id": 1893, "url": "http://patches.dpdk.org/api/people/1893/?format=api", "name": "Tal Shnaiderman", "email": "talshn@nvidia.com" }, "delegate": { "id": 3268, "url": "http://patches.dpdk.org/api/users/3268/?format=api", "username": "rasland", "first_name": "Raslan", "last_name": "Darawsheh", "email": "rasland@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/patch/20211006120945.6612-2-talshn@nvidia.com/mbox/", "series": [ { "id": 19415, "url": "http://patches.dpdk.org/api/series/19415/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=19415", "date": "2021-10-06T12:09:33", "name": "Expand NIC offloads support on Windows", "version": 1, "mbox": "http://patches.dpdk.org/series/19415/mbox/" } ], "comments": "http://patches.dpdk.org/api/patches/100625/comments/", "check": "success", "checks": "http://patches.dpdk.org/api/patches/100625/checks/", "tags": {}, "related": [], "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id E3492A0C41;\n\tWed, 6 Oct 2021 14:11:50 +0200 (CEST)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 72BD841471;\n\tWed, 6 Oct 2021 14:10:44 +0200 (CEST)", "from NAM12-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam12on2078.outbound.protection.outlook.com [40.107.243.78])\n by mails.dpdk.org (Postfix) with ESMTP id 65CA341465;\n Wed, 6 Oct 2021 14:10:42 +0200 (CEST)", "from DS7PR06CA0019.namprd06.prod.outlook.com (2603:10b6:8:2a::18) by\n BN8PR12MB3537.namprd12.prod.outlook.com (2603:10b6:408:6d::12) with\n Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.4566.17; Wed, 6 Oct 2021 12:10:41 +0000", "from DM6NAM11FT011.eop-nam11.prod.protection.outlook.com\n (2603:10b6:8:2a:cafe::97) by DS7PR06CA0019.outlook.office365.com\n (2603:10b6:8:2a::18) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.4566.22 via Frontend\n Transport; Wed, 6 Oct 2021 12:10:41 +0000", "from mail.nvidia.com (216.228.112.34) by\n DM6NAM11FT011.mail.protection.outlook.com (10.13.172.108) with Microsoft SMTP\n Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_CBC_SHA384) id\n 15.20.4587.18 via Frontend Transport; Wed, 6 Oct 2021 12:10:40 +0000", "from nvidia.com (172.20.187.6) by HQMAIL107.nvidia.com\n (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1497.18; Wed, 6 Oct\n 2021 12:10:38 +0000" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=ZYS7IM+Rdb9EBjPlff3oGwaJutV4cMFu0gZ0kl1ZQ7m/hxPPVQcA57VaPfO5kWUo7yDjnnnPl1MvwxTc0gwk5lDQsUqhzbwx6I4pRvwgbus0+5+tvoUsyVOxKXTjh29rNuaU1M2jkczS0GVncaN1x0VEb4xby4gBi1q2WE9MsCZIZeE72v42gGhhbLE7xzwqeYGbGplorp41LUt3cG6AVNLw9PrC4DW5L7ro0KGPbQn+WMS80KGXGZ1i/HzXlkNhZjEz6K8LbioW4ipGrKIZGGg3b5N9Q6k0hHJjwnWQNIOVZUMt7s3wJ+RavIAQbBqJ/qp6WPIa3y7ivF32HxQYBg==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=od2znx0X2uDqJqH4Gw+AIjA5u3r8L5jqm5vwoX5abPA=;\n b=hQvT6HcNfegw8ZdMLa5RHBZH5ePj1qalmpOtzQ/PPwntYPcxJ4ro0sfybwrCr1UAHKx+AjXctKkGdHbgQXmqaF4XuI5sdaRJJVz66nOcYUppAU5TtyyQwwJaC0cFygeUoHRqFyvDrE7adDd5ZgysjEpWPrHuAlGzvCdlWTas6U3aDd8G+w8SLjDCEa/EViNJ0wb8Weup/qez6jQ3eSrFGENo//GYxl3Ll2X6GA7+g11XkUuw/cc9mtvdF4ZaGpOGwqPnJPCqxq6Y1amsb2GaKenxGjw3RUYFASkCF8/nfBS3TJDcnPJCwoYKSQ6Byg6c6ckD8LP9Gh7COz8r+ZMmFQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.112.34) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=quarantine sp=none pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=od2znx0X2uDqJqH4Gw+AIjA5u3r8L5jqm5vwoX5abPA=;\n b=mMt3h7Tcj9tGTBieloEN2/4t8DzfEKxC8RcRObE1bT+brz+0/cHbrQClx1Sgr0phy9IM3Ej99msxo1T+ShJrNn3YYsyhYahZjBxsWCMv06J8oR9ePmBE6blqf5b8CX/GgCHyMOZiLHNJ9aci0eEBY7pRan/47m+PAiNb7rrRrQpkg6RdZSDTOrUiBK+OrHUZMfclJTkw633u66zQkEoJqZARuZSu5KfNyIo1AENA3HCmVgYsehrAcL4t7J3YIVZWKEu1stqo4ijIJtvC8y7TDVGtLhBWxNqqWxqWBFee/PSJGfidGB6cAoy55NYphojF9y22XVRbADYhi0jY4Na4lA==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.112.34)\n smtp.mailfrom=nvidia.com; dpdk.org; dkim=none (message not signed)\n header.d=none;dpdk.org; dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.112.34 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.112.34; helo=mail.nvidia.com;", "From": "Tal Shnaiderman <talshn@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<thomas@monjalon.net>, <matan@nvidia.com>, <rasland@nvidia.com>,\n <asafp@nvidia.com>, <viacheslavo@nvidia.com>, <eilong@nvidia.com>,\n <kcollins@nvidia.com>, <idanhac@nvidia.com>, <stable@dpdk.org>", "Date": "Wed, 6 Oct 2021 15:09:34 +0300", "Message-ID": "<20211006120945.6612-2-talshn@nvidia.com>", "X-Mailer": "git-send-email 2.16.1.windows.4", "In-Reply-To": "<20211006120945.6612-1-talshn@nvidia.com>", "References": "<20211006120945.6612-1-talshn@nvidia.com>", "MIME-Version": "1.0", "Content-Type": "text/plain", "X-Originating-IP": "[172.20.187.6]", "X-ClientProxiedBy": "HQMAIL111.nvidia.com (172.20.187.18) To\n HQMAIL107.nvidia.com (172.20.187.13)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-Office365-Filtering-Correlation-Id": "6439fee0-7921-45e6-1c00-08d988c250d4", "X-MS-TrafficTypeDiagnostic": "BN8PR12MB3537:", "X-LD-Processed": "43083d15-7273-40c1-b7db-39efd9ccc17a,ExtAddr", "X-Microsoft-Antispam-PRVS": "\n <BN8PR12MB3537B1EAC5DB0B87EB837462A4B09@BN8PR12MB3537.namprd12.prod.outlook.com>", "X-MS-Oob-TLC-OOBClassifiers": "OLM:1824;", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n iYb2G9jyC4z/0SgnFUu0Ym6CbWDHHDbvh4V61IBnOERQ01yRpXhmjE24f48tI7gifaq/I551iYxFEdKGjh0zzHJ2/0WWVdXauKYdgHF+/KQx40kpyPiR6P9XYm1uSM12Pxa8XT87ek8OAGoituMKE4qEqR8LpGKu5UtNRTs58wKlHjOgSEL1/wQhnV/7w16KFErtd/KXJgfLc9xZWe71Z8WBkUwRAq4Cc3m9pKyw4quY4ljkOulRJkvtEdcnywssC0tHXsDxjdsFqH+qwpB4PtKNT6kzqDJgcePAN/QoA8hlupgrkaUCwsddZDYxSNK8pe2p1tkQXUVEoSDkjDjEK7C5qJGbbkOvUWjPinQd2Uae5JT3UTFMCO4jjsH0SUnQHmgcp9/2q9XVghdBHSHpnF/iGM4IRFmCxTmVtwoQohg/rxwIUgKo6fBDOt7BfLYzUA/1Yropttkk8fmTWLoaqiDvSAKVaA/+FVz/Wm0p1JbjGhIQAUm1DqkuDrxob6veZdAtvXh6r7zh6imS4Fj3U1oPzC++3iClEFt1UkYByyPb/cNjpewqr4QakeMtYrLX9AzMFoghhjx+z5Ot2TpB6GhJ/zUREqFykPf14Yk9yUcCMJ4uPgHuDVMx9zS0UdBSXXzxJiwsEYm6ikjbDn4DBcA+nuKT7ButSAecsYj+yLasnWjtFA2nie3fFvevOwWDm3iy4TRY6xJGAzy5W4iCUgCSpTYxN/b6wTMv94fUJqc=", "X-Forefront-Antispam-Report": "CIP:216.228.112.34; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:schybrid03.nvidia.com; CAT:NONE;\n SFS:(4636009)(46966006)(36840700001)(316002)(336012)(1076003)(8676002)(426003)(36906005)(70586007)(36756003)(70206006)(508600001)(4326008)(6286002)(55016002)(6666004)(6916009)(186003)(16526019)(86362001)(82310400003)(54906003)(5660300002)(47076005)(8936002)(356005)(7696005)(2616005)(36860700001)(7636003)(2906002)(26005)(83380400001)(309714004);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "06 Oct 2021 12:10:40.9434 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 6439fee0-7921-45e6-1c00-08d988c250d4", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.112.34];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n DM6NAM11FT011.eop-nam11.prod.protection.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "BN8PR12MB3537", "Subject": "[dpdk-dev] [PATCH 01/12] net/mlx5: fix software parsing support\n query", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Currently, the PMD decides if the software parsing\noffload can enable outer IPv4 checksum and tunneled\nTSO support by checking config->hw_csum and config->tso\nrespectively.\n\nThis is incorrect, the right way is to check the following\nflags returned by the mlx5dv_query_device function:\n\nMLX5DV_SW_PARSING - check general swp support.\nMLX5DV_SW_PARSING_CSUM - check swp checksum support.\nMLX5DV_SW_PARSING_LSO - check swp LSO/TSO support.\n\nThe fix enables the offloads according to the correct\nflags returned by the kernel.\n\nFixes: e46821e9fcdc60 (\"net/mlx5: separate generic tunnel TSO from the standard one\")\nCc: stable@dpdk.org\n\nSigned-off-by: Tal Shnaiderman <talshn@nvidia.com>\nAcked-by: Matan Azrad <matan@nvidia.com>\n---\n drivers/net/mlx5/linux/mlx5_os.c | 3 ++-\n drivers/net/mlx5/linux/mlx5_os.h | 12 ++++++++++++\n drivers/net/mlx5/mlx5.h | 2 +-\n drivers/net/mlx5/mlx5_txq.c | 15 +++++++++------\n 4 files changed, 24 insertions(+), 8 deletions(-)", "diff": "diff --git a/drivers/net/mlx5/linux/mlx5_os.c b/drivers/net/mlx5/linux/mlx5_os.c\nindex 3746057673..a6542629c7 100644\n--- a/drivers/net/mlx5/linux/mlx5_os.c\n+++ b/drivers/net/mlx5/linux/mlx5_os.c\n@@ -1112,7 +1112,8 @@ mlx5_dev_spawn(struct rte_device *dpdk_dev,\n \t\tswp = dv_attr.sw_parsing_caps.sw_parsing_offloads;\n \tDRV_LOG(DEBUG, \"SWP support: %u\", swp);\n #endif\n-\tconfig->swp = !!swp;\n+\tconfig->swp = swp & (MLX5_SW_PARSING_CAP | MLX5_SW_PARSING_CSUM_CAP |\n+\t\tMLX5_SW_PARSING_TSO_CAP);\n #ifdef HAVE_IBV_DEVICE_STRIDING_RQ_SUPPORT\n \tif (dv_attr.comp_mask & MLX5DV_CONTEXT_MASK_STRIDING_RQ) {\n \t\tstruct mlx5dv_striding_rq_caps mprq_caps =\ndiff --git a/drivers/net/mlx5/linux/mlx5_os.h b/drivers/net/mlx5/linux/mlx5_os.h\nindex 2991d37df2..da036edb72 100644\n--- a/drivers/net/mlx5/linux/mlx5_os.h\n+++ b/drivers/net/mlx5/linux/mlx5_os.h\n@@ -21,4 +21,16 @@ enum {\n \n int mlx5_auxiliary_get_ifindex(const char *sf_name);\n \n+\n+enum mlx5_sw_parsing_offloads {\n+#ifdef HAVE_IBV_MLX5_MOD_SWP\n+\tMLX5_SW_PARSING_CAP = MLX5DV_SW_PARSING,\n+\tMLX5_SW_PARSING_CSUM_CAP = MLX5DV_SW_PARSING_CSUM,\n+\tMLX5_SW_PARSING_TSO_CAP = MLX5DV_SW_PARSING_LSO,\n+#else\n+\tMLX5_SW_PARSING_CAP = 0,\n+\tMLX5_SW_PARSING_CSUM_CAP = 0,\n+\tMLX5_SW_PARSING_TSO_CAP = 0,\n+#endif\n+};\n #endif /* RTE_PMD_MLX5_OS_H_ */\ndiff --git a/drivers/net/mlx5/mlx5.h b/drivers/net/mlx5/mlx5.h\nindex 3581414b78..edb4f26d42 100644\n--- a/drivers/net/mlx5/mlx5.h\n+++ b/drivers/net/mlx5/mlx5.h\n@@ -260,7 +260,7 @@ struct mlx5_dev_config {\n \tunsigned int dv_xmeta_en:2; /* Enable extensive flow metadata. */\n \tunsigned int lacp_by_user:1;\n \t/* Enable user to manage LACP traffic. */\n-\tunsigned int swp:1; /* Tx generic tunnel checksum and TSO offload. */\n+\tunsigned int swp:3; /* Tx generic tunnel checksum and TSO offload. */\n \tunsigned int devx:1; /* Whether devx interface is available or not. */\n \tunsigned int dest_tir:1; /* Whether advanced DR API is available. */\n \tunsigned int reclaim_mode:2; /* Memory reclaim mode. */\ndiff --git a/drivers/net/mlx5/mlx5_txq.c b/drivers/net/mlx5/mlx5_txq.c\nindex eb4d34ca55..8dca2b7f79 100644\n--- a/drivers/net/mlx5/mlx5_txq.c\n+++ b/drivers/net/mlx5/mlx5_txq.c\n@@ -111,9 +111,9 @@ mlx5_get_tx_port_offloads(struct rte_eth_dev *dev)\n \tif (config->tx_pp)\n \t\toffloads |= DEV_TX_OFFLOAD_SEND_ON_TIMESTAMP;\n \tif (config->swp) {\n-\t\tif (config->hw_csum)\n+\t\tif (config->swp & MLX5_SW_PARSING_CSUM_CAP)\n \t\t\toffloads |= DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM;\n-\t\tif (config->tso)\n+\t\tif (config->swp & MLX5_SW_PARSING_TSO_CAP)\n \t\t\toffloads |= (DEV_TX_OFFLOAD_IP_TNL_TSO |\n \t\t\t\t DEV_TX_OFFLOAD_UDP_TNL_TSO);\n \t}\n@@ -979,10 +979,13 @@ txq_set_params(struct mlx5_txq_ctrl *txq_ctrl)\n \t\ttxq_ctrl->txq.tso_en = 1;\n \t}\n \ttxq_ctrl->txq.tunnel_en = config->tunnel_en | config->swp;\n-\ttxq_ctrl->txq.swp_en = ((DEV_TX_OFFLOAD_IP_TNL_TSO |\n-\t\t\t\t DEV_TX_OFFLOAD_UDP_TNL_TSO |\n-\t\t\t\t DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM) &\n-\t\t\t\ttxq_ctrl->txq.offloads) && config->swp;\n+\ttxq_ctrl->txq.swp_en = (((DEV_TX_OFFLOAD_IP_TNL_TSO |\n+\t\t\t\t DEV_TX_OFFLOAD_UDP_TNL_TSO) &\n+\t\t\t\t txq_ctrl->txq.offloads) && (config->swp &\n+\t\t\t\t MLX5_SW_PARSING_TSO_CAP)) |\n+\t\t\t\t((DEV_TX_OFFLOAD_OUTER_IPV4_CKSUM &\n+\t\t\t\t txq_ctrl->txq.offloads) && (config->swp &\n+\t\t\t\t MLX5_SW_PARSING_CSUM_CAP));\n }\n \n /**\n", "prefixes": [ "01/12" ] }