Cover Detail
Show a cover letter.
GET /api/covers/88426/?format=api
{ "id": 88426, "url": "http://patches.dpdk.org/api/covers/88426/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/1614793612-91528-1-git-send-email-huawei.xhw@alibaba-inc.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<1614793612-91528-1-git-send-email-huawei.xhw@alibaba-inc.com>", "list_archive_url": "https://inbox.dpdk.org/dev/1614793612-91528-1-git-send-email-huawei.xhw@alibaba-inc.com", "date": "2021-03-03T17:46:50", "name": "[v9,0/2] support both PIO and MMIO BAR for legacy device in virtio PMD", "submitter": { "id": 1977, "url": "http://patches.dpdk.org/api/people/1977/?format=api", "name": "谢华伟(此时此刻）", "email": "huawei.xhw@alibaba-inc.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/1614793612-91528-1-git-send-email-huawei.xhw@alibaba-inc.com/mbox/", "series": [ { "id": 15477, "url": "http://patches.dpdk.org/api/series/15477/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=15477", "date": "2021-03-03T17:46:50", "name": "support both PIO and MMIO BAR for legacy device in virtio PMD", "version": 9, "mbox": "http://patches.dpdk.org/series/15477/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/88426/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 74F50A055D;\n\tWed, 3 Mar 2021 18:47:02 +0100 (CET)", "from [217.70.189.124] (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id EAC831606F0;\n\tWed, 3 Mar 2021 18:47:01 +0100 (CET)", "from out0-158.mail.aliyun.com (out0-158.mail.aliyun.com\n [140.205.0.158]) by mails.dpdk.org (Postfix) with ESMTP id 9540E40683\n for <dev@dpdk.org>; Wed, 3 Mar 2021 18:46:59 +0100 (CET)", "from\n rs3a10040.et2sqa.z1.et2sqa.tbsite.net(mailfrom:huawei.xhw@alibaba-inc.com\n fp:SMTPD_---.JfzMLkz_1614793613) by smtp.aliyun-inc.com(127.0.0.1);\n Thu, 04 Mar 2021 01:46:57 +0800" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed;\n d=alibaba-inc.com; s=default;\n t=1614793618; h=From:To:Subject:Date:Message-Id;\n bh=TFNPZ4wM8XvYNj144SGgudO3tE+wJRQnUwM2bwBQteo=;\n b=KmfGhcgiXMz7Dcy4kfPcGyVXS3F2N8AYMoXlte3Xm14q6+oaFXK6qKpilwBLbmAhx+fLVeqHtmZmgkjGSkfSJRbVEv1z/ud/sj9qF3eKtyd1TE7WDYTGeCQFRgQJ052m1sBRyNJd7N3AkSbWcEorWsWeNjyqLy8/BBx2q1BMA9s=", "X-Alimail-AntiSpam": "AC=PASS; BC=-1|-1; BR=01201311R141e4; CH=green;\n DM=||false|;\n DS=||; FP=0|-1|-1|-1|0|-1|-1|-1; HT=ay29a033018047192;\n MF=huawei.xhw@alibaba-inc.com; NM=1; PH=DS; RN=9; SR=0;\n TI=SMTPD_---.JfzMLkz_1614793613;", "From": "\" =?utf-8?b?6LCi5Y2O5LyfKOatpOaXtuatpOWIu++8iQ==?= \"\n <huawei.xhw@alibaba-inc.com>", "To": "ferruh.yigit@intel.com, maxime.coquelin@redhat.com,\n david.marchand@redhat.com", "Cc": "<dev@dpdk.org>, <anatoly.burakov@intel.com>, <xuemingl@nvidia.com>,\n <grive@u256.net>, <chenbo.xia@intel.com>, \" =?utf-8?b?6LCi5Y2O5LyfKOatpA==?=\n\t=?utf-8?b?5pe25q2k5Yi777yJ?= \" <huawei.xhw@alibaba-inc.com>", "Date": "Thu, 04 Mar 2021 01:46:50 +0800", "Message-Id": "<1614793612-91528-1-git-send-email-huawei.xhw@alibaba-inc.com>", "X-Mailer": "git-send-email 1.8.3.1", "In-Reply-To": "<1614614483-75891-1-git-send-email-huawei.xhw@alibaba-inc.com>", "References": "<1614614483-75891-1-git-send-email-huawei.xhw@alibaba-inc.com>", "Subject": "[dpdk-dev] [PATCH v9 0/2] support both PIO and MMIO BAR for legacy\n device in virtio PMD", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "virtio PMD assumes legacy device only supports PIO BAR resource. This is wrong.\nAs we need to create lots of devices, as PIO resource on x86 is very limited, \nwe expose MMIO(memory IO) BAR.\n\nKernel supports both PIO and MMIO BAR for legacy virtio-pci device, and for all\nother pci devices. This patchset handles different type of BAR in the similar way.\n\nIn previous implementation, under igb_uio driver we get PIO address from igb_uio\nsysfs entry; with uio_pci_generic, we get PIO address from /proc/ioports for x86,\nand for other ARCHs, we get PIO address from standard PCI sysfs entry.\nFor PIO/MMIO RW, there is different path for different drivers and arch.\n\n\nAll of the above is too much twisted.\nThis patchset unifies the way to get both PIO and MMIO address for different driver\nand ARCHs, all from standard resource attr under pci sysfs. This is most generic.\n\nWe distinguish PIO and MMIO by their address like how kernel does. It is ugly but works.\n\nv2 changes:\n - add more explanation in the commit message\n\nv3 changes:\n - fix patch format issues\n\nv4 changes:\n - fixes for RTE_KDRV_UIO_GENERIC -> RTE_PCI_KDRV_UIO_GENERIC\n\nv5 changes:\n - split into three seperate patches\n\nv6 changes:\n - change to DEBUG level for IO bar detection in pci_uio_ioport_map\n - rework the code in iobar branch\n - fixes commit message format issue\n - temporarily remove the 3rd patch for vfio path, leave it for future discusssion\n - rework against virtio_pmd_rework_v2\n\nv7 changes:\n - fix compilation issues of in/out instruction on non X86 archs\n\nv8 changes:\n - change the word fix to refactor in patch 1's commit message\n\nv9 changes:\n - keep pause version in in/out instructions\n\nhuawei.xhw (2):\n bus/pci: use PCI standard sysfs entry to get PIO address\n bus/pci: support MMIO in PCI ioport accessors\n\n drivers/bus/pci/linux/pci.c | 81 ----------------\n drivers/bus/pci/linux/pci_uio.c | 202 +++++++++++++++++++++++++++++-----------\n 2 files changed, 150 insertions(+), 133 deletions(-)" }