Cover Detail
Show a cover letter.
GET /api/covers/76096/?format=api
{ "id": 76096, "url": "http://patches.dpdk.org/api/covers/76096/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20200827161304.32300-1-ciara.power@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20200827161304.32300-1-ciara.power@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20200827161304.32300-1-ciara.power@intel.com", "date": "2020-08-27T16:12:47", "name": "[v2,00/17] add max SIMD bitwidth to EAL", "submitter": { "id": 978, "url": "http://patches.dpdk.org/api/people/978/?format=api", "name": "Power, Ciara", "email": "ciara.power@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20200827161304.32300-1-ciara.power@intel.com/mbox/", "series": [ { "id": 11831, "url": "http://patches.dpdk.org/api/series/11831/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=11831", "date": "2020-08-27T16:12:47", "name": "add max SIMD bitwidth to EAL", "version": 2, "mbox": "http://patches.dpdk.org/series/11831/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/76096/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 88C9CA04B1;\n\tThu, 27 Aug 2020 18:13:18 +0200 (CEST)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id 4D1541BC24;\n\tThu, 27 Aug 2020 18:13:18 +0200 (CEST)", "from mga07.intel.com (mga07.intel.com [134.134.136.100])\n by dpdk.org (Postfix) with ESMTP id CC18E1F1C\n for <dev@dpdk.org>; Thu, 27 Aug 2020 18:13:15 +0200 (CEST)", "from fmsmga007.fm.intel.com ([10.253.24.52])\n by orsmga105.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 27 Aug 2020 09:13:14 -0700", "from silpixa00399953.ir.intel.com (HELO\n silpixa00399953.ger.corp.intel.com) ([10.237.222.53])\n by fmsmga007.fm.intel.com with ESMTP; 27 Aug 2020 09:13:13 -0700" ], "IronPort-SDR": [ "\n chW8dvhqjO3gWu6Rtv7YJf60zIXVPJrt0oXNQFk0zVQXV1Ug2GIcq33FrU5H/Tu8GuwKB21e7K\n CgkLHmQOByAQ==", "\n fjuN/q2GjsnNwsrAfObVBD9BhPmysjqDCDGvUMS1qVxqhHL8TuyY/i9PHszjeK5+thoHfjUTZT\n 5kHd3BVeQtPw==" ], "X-IronPort-AV": [ "E=McAfee;i=\"6000,8403,9726\"; a=\"220766973\"", "E=Sophos;i=\"5.76,360,1592895600\"; d=\"scan'208\";a=\"220766973\"", "E=Sophos;i=\"5.76,360,1592895600\"; d=\"scan'208\";a=\"280681395\"" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "From": "Ciara Power <ciara.power@intel.com>", "To": "dev@dpdk.org", "Cc": "Ciara Power <ciara.power@intel.com>", "Date": "Thu, 27 Aug 2020 17:12:47 +0100", "Message-Id": "<20200827161304.32300-1-ciara.power@intel.com>", "X-Mailer": "git-send-email 2.17.1", "In-Reply-To": "<20200807155859.63888-1-ciara.power@intel.com>", "References": "<20200807155859.63888-1-ciara.power@intel.com>", "Subject": "[dpdk-dev] [PATCH v2 00/17] add max SIMD bitwidth to EAL", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "v2:\n - Added some documentation.\n - Modified default max bitwidth for Arm.\n - Moved mlx5 condition check into existing check vec support function.\n - Added max SIMD bitwidth checks to some libraries.\n\nA number of components in DPDK have optional AVX-512 or other vector\ncode paths which can be selected at runtime. Rather than having each\ncomponent provide its own mechanism to select a code path, this patchset\nadds support for a single setting to control what code paths are used.\nThis can be used to enable some non-default code paths e.g. ones using\nAVX-512, but also to limit the code paths to certain vector widths, or\nto scalar code only, which is useful for testing.\n\nThe max SIMD bitwidth setting can be set by the app itself through use of\nthe available API, or can be overriden by a commandline argument passed by\nthe user.\n\nCiara Power (17):\n eal: add max SIMD bitwidth\n eal: add default SIMD bitwidth values\n doc: add detail on using max SIMD bitwidth\n net/i40e: add checks for max SIMD bitwidth\n net/axgbe: add checks for max SIMD bitwidth\n net/bnxt: add checks for max SIMD bitwidth\n net/enic: add checks for max SIMD bitwidth\n net/fm10k: add checks for max SIMD bitwidth\n net/iavf: add checks for max SIMD bitwidth\n net/ice: add checks for max SIMD bitwidth\n net/ixgbe: add checks for max SIMD bitwidth\n net/mlx5: add checks for max SIMD bitwidth\n net/virtio: add checks for max SIMD bitwidth\n distributor: add checks for max SIMD bitwidth\n member: add checks for max SIMD bitwidth\n efd: add checks for max SIMD bitwidth\n net: add checks for max SIMD bitwidth\n\n doc/guides/howto/avx512.rst | 36 +++++++++++\n doc/guides/linux_gsg/eal_args.include.rst | 12 ++++\n .../prog_guide/env_abstraction_layer.rst | 31 +++++++++\n drivers/net/axgbe/axgbe_rxtx.c | 3 +-\n drivers/net/bnxt/bnxt_ethdev.c | 6 +-\n drivers/net/enic/enic_rxtx_vec_avx2.c | 3 +-\n drivers/net/fm10k/fm10k_ethdev.c | 11 +++-\n drivers/net/i40e/i40e_rxtx.c | 19 ++++--\n drivers/net/iavf/iavf_rxtx.c | 16 +++--\n drivers/net/ice/ice_rxtx.c | 20 ++++--\n drivers/net/ixgbe/ixgbe_rxtx.c | 7 ++-\n drivers/net/mlx5/mlx5_rxtx_vec.c | 2 +\n drivers/net/virtio/virtio_ethdev.c | 12 ++--\n lib/librte_distributor/rte_distributor.c | 3 +-\n lib/librte_eal/arm/include/rte_vect.h | 2 +\n lib/librte_eal/common/eal_common_options.c | 63 +++++++++++++++++++\n lib/librte_eal/common/eal_internal_cfg.h | 8 +++\n lib/librte_eal/common/eal_options.h | 2 +\n lib/librte_eal/include/generic/rte_vect.h | 2 +\n lib/librte_eal/include/rte_eal.h | 32 ++++++++++\n lib/librte_eal/ppc/include/rte_vect.h | 2 +\n lib/librte_eal/rte_eal_version.map | 4 ++\n lib/librte_eal/x86/include/rte_vect.h | 2 +\n lib/librte_efd/rte_efd.c | 7 ++-\n lib/librte_member/rte_member_ht.c | 3 +-\n lib/librte_net/rte_net_crc.c | 8 +++\n 26 files changed, 281 insertions(+), 35 deletions(-)\n create mode 100644 doc/guides/howto/avx512.rst" }