Show a cover letter.

GET /api/covers/725/?format=api
HTTP 200 OK
Allow: GET, HEAD, OPTIONS
Content-Type: application/json
Vary: Accept

{
    "id": 725,
    "url": "http://patches.dpdk.org/api/covers/725/?format=api",
    "web_url": "http://patches.dpdk.org/project/dpdk/cover/20240229194510.2741004-1-ciara.power@intel.com/",
    "project": {
        "id": 1,
        "url": "http://patches.dpdk.org/api/projects/1/?format=api",
        "name": "DPDK",
        "link_name": "dpdk",
        "list_id": "dev.dpdk.org",
        "list_email": "dev@dpdk.org",
        "web_url": "http://core.dpdk.org",
        "scm_url": "git://dpdk.org/dpdk",
        "webscm_url": "http://git.dpdk.org/dpdk",
        "list_archive_url": "https://inbox.dpdk.org/dev",
        "list_archive_url_format": "https://inbox.dpdk.org/dev/{}",
        "commit_url_format": ""
    },
    "msgid": "<20240229194510.2741004-1-ciara.power@intel.com>",
    "list_archive_url": "https://inbox.dpdk.org/dev/20240229194510.2741004-1-ciara.power@intel.com",
    "date": "2024-02-29T19:45:06",
    "name": "[v8,0/3] add QAT GEN LCE device",
    "submitter": {
        "id": 978,
        "url": "http://patches.dpdk.org/api/people/978/?format=api",
        "name": "Power, Ciara",
        "email": "ciara.power@intel.com"
    },
    "mbox": "http://patches.dpdk.org/project/dpdk/cover/20240229194510.2741004-1-ciara.power@intel.com/mbox/",
    "series": [
        {
            "id": 31310,
            "url": "http://patches.dpdk.org/api/series/31310/?format=api",
            "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=31310",
            "date": "2024-02-29T19:45:06",
            "name": "add QAT GEN LCE device",
            "version": 8,
            "mbox": "http://patches.dpdk.org/series/31310/mbox/"
        }
    ],
    "comments": "http://patches.dpdk.org/api/covers/725/comments/",
    "headers": {
        "Return-Path": "<dev-bounces@dpdk.org>",
        "X-Original-To": "patchwork@inbox.dpdk.org",
        "Delivered-To": "patchwork@inbox.dpdk.org",
        "Received": [
            "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 3391C43BA2;\n\tThu, 29 Feb 2024 20:45:15 +0100 (CET)",
            "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id EE87142DBD;\n\tThu, 29 Feb 2024 20:45:14 +0100 (CET)",
            "from mgamail.intel.com (mgamail.intel.com [198.175.65.10])\n by mails.dpdk.org (Postfix) with ESMTP id ECCC2427DE\n for <dev@dpdk.org>; Thu, 29 Feb 2024 20:45:13 +0100 (CET)",
            "from fmviesa006.fm.intel.com ([10.60.135.146])\n by orvoesa102.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 29 Feb 2024 11:45:13 -0800",
            "from silpixa00401797.ir.intel.com (HELO\n silpixa00400355.ger.corp.intel.com) ([10.237.222.113])\n by fmviesa006.fm.intel.com with ESMTP; 29 Feb 2024 11:45:11 -0800"
        ],
        "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1709235914; x=1740771914;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=nr4ZusIgZl7Og7ztv0xgARbUvYvUswNVj/vrmtnj2/Y=;\n b=RpWWUCdavgspmAqprx65dqSTaZGxTPGiZcSEp4zEjOMXEv7KQ0uk+9OB\n dXilGn9W/g2CL424BxEq33dIhtUsp2jtuYRO5Rj47IYJVn/JZZ1HZqFMi\n fZh/fBlVbd3uC6ZNVWe6nnOuWAsw3yNzqgaxyEImUtnljN5NR8OQG3/Ra\n RPlG3IBc3NzsWXNi4gcgNiSV+0Sep3+MQKS4QbkcU0s5F3gG5dreRLHL7\n wsVHJL90Fw875PH3DFV4FSLFfODlnQ1fujZ4pC8nAOZ6/IlBzEjMIgdLC\n Qhd19lAvw/g/gnkEny3IbtU4PrU8A8Rf3SZWRzIS60J/IpLYgizPWaQJz Q==;",
        "X-IronPort-AV": [
            "E=McAfee;i=\"6600,9927,10999\"; a=\"21194784\"",
            "E=Sophos;i=\"6.06,194,1705392000\"; d=\"scan'208\";a=\"21194784\"",
            "E=Sophos;i=\"6.06,194,1705392000\";\n   d=\"scan'208\";a=\"8180210\""
        ],
        "X-ExtLoop1": "1",
        "From": "Ciara Power <ciara.power@intel.com>",
        "To": "dev@dpdk.org",
        "Cc": "ciara.power@intel.com, kai.ji@intel.com, arkadiuszx.kusztal@intel.com,\n rakesh.s.joshi@intel.com, gakhil@marvell.com",
        "Subject": "[PATCH v8 0/3] add QAT GEN LCE device",
        "Date": "Thu, 29 Feb 2024 19:45:06 +0000",
        "Message-Id": "<20240229194510.2741004-1-ciara.power@intel.com>",
        "X-Mailer": "git-send-email 2.25.1",
        "In-Reply-To": "<20231220132616.318983-1-nishikanta.nayak@intel.com>",
        "References": "<20231220132616.318983-1-nishikanta.nayak@intel.com>",
        "MIME-Version": "1.0",
        "Content-Transfer-Encoding": "8bit",
        "X-BeenThere": "dev@dpdk.org",
        "X-Mailman-Version": "2.1.29",
        "Precedence": "list",
        "List-Id": "DPDK patches and discussions <dev.dpdk.org>",
        "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>",
        "List-Archive": "<http://mails.dpdk.org/archives/dev/>",
        "List-Post": "<mailto:dev@dpdk.org>",
        "List-Help": "<mailto:dev-request@dpdk.org?subject=help>",
        "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>",
        "Errors-To": "dev-bounces@dpdk.org"
    },
    "content": "This patchset adds a new QAT LCE device.\nThe device currently only supports symmetric crypto,\nand only the AES-GCM algorithm.\n\nv8: Rebased on latest next-crypto-for-main.\nv7:\n  - Squashed patch 1 and 2.\n  - Fixed formatting to leverage 100 char line limit.\n  - Removed unnecessary whitespace and indent changes.\n  - Fixed copyright year typo on new file.\n  - Added second developer to commit message signed-off tags.\nv6:\n  - Added documentation and release note changes.\n  - Removed unused device PCI ID.\nv5:\n  - Fixed compilation issue by replacing __u8 with uint8_t.\nv4:\n  - Fixed cover letter, v3 included the wrong details relating\n    to another patchset.\nv3:\n  - Fixed typos in commit and code comments.\n  - Replaced use of linux/kernel.h macro with local macro\n    to fix ARM compilation in CI.\nv2:\n   - Renamed device from GEN 5 to GEN LCE.\n   - Removed unused code.\n   - Updated macro names.\n\nNishikant Nayak (3):\n  common/qat: add support for GEN LCE device\n  crypto/qat: update headers for GEN LCE support\n  test/cryptodev: add tests for GCM with 64 byte AAD\n\n .mailmap                                      |   1 +\n app/test/test_cryptodev.c                     |  43 ++-\n app/test/test_cryptodev_aead_test_vectors.h   |  62 ++++\n doc/guides/cryptodevs/qat.rst                 |   1 +\n doc/guides/rel_notes/release_24_03.rst        |   1 +\n drivers/common/qat/dev/qat_dev_gen_lce.c      | 295 +++++++++++++++++\n drivers/common/qat/meson.build                |   2 +\n .../qat/qat_adf/adf_transport_access_macros.h |   1 +\n .../adf_transport_access_macros_gen_lce.h     |  51 +++\n .../adf_transport_access_macros_gen_lcevf.h   |  48 +++\n drivers/common/qat/qat_adf/icp_qat_fw.h       |  34 ++\n drivers/common/qat/qat_adf/icp_qat_fw_la.h    |  59 +++-\n drivers/common/qat/qat_common.h               |   1 +\n drivers/common/qat/qat_device.c               |   5 +\n .../crypto/qat/dev/qat_crypto_pmd_gen_lce.c   | 310 ++++++++++++++++++\n drivers/crypto/qat/qat_sym.c                  |  14 +-\n drivers/crypto/qat/qat_sym.h                  |  57 +++-\n drivers/crypto/qat/qat_sym_session.c          |  57 +++-\n drivers/crypto/qat/qat_sym_session.h          |  10 +-\n 19 files changed, 1037 insertions(+), 15 deletions(-)\n create mode 100644 drivers/common/qat/dev/qat_dev_gen_lce.c\n create mode 100644 drivers/common/qat/qat_adf/adf_transport_access_macros_gen_lce.h\n create mode 100644 drivers/common/qat/qat_adf/adf_transport_access_macros_gen_lcevf.h\n create mode 100644 drivers/crypto/qat/dev/qat_crypto_pmd_gen_lce.c"
}