Cover Detail
Show a cover letter.
GET /api/covers/715/?format=api
{ "id": 715, "url": "http://patches.dpdk.org/api/covers/715/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20240229115157.201671-1-dsosnowski@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20240229115157.201671-1-dsosnowski@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20240229115157.201671-1-dsosnowski@nvidia.com", "date": "2024-02-29T11:51:45", "name": "[v2,00/11] net/mlx5: flow insertion performance improvements", "submitter": { "id": 2386, "url": "http://patches.dpdk.org/api/people/2386/?format=api", "name": "Dariusz Sosnowski", "email": "dsosnowski@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20240229115157.201671-1-dsosnowski@nvidia.com/mbox/", "series": [ { "id": 31292, "url": "http://patches.dpdk.org/api/series/31292/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=31292", "date": "2024-02-29T11:51:45", "name": "net/mlx5: flow insertion performance improvements", "version": 2, "mbox": "http://patches.dpdk.org/series/31292/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/715/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 618A543C35;\n\tThu, 29 Feb 2024 12:52:34 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 3D5F6402AF;\n\tThu, 29 Feb 2024 12:52:34 +0100 (CET)", "from NAM11-DM6-obe.outbound.protection.outlook.com\n (mail-dm6nam11on2081.outbound.protection.outlook.com [40.107.223.81])\n by mails.dpdk.org (Postfix) with ESMTP id C74D4402AE\n for <dev@dpdk.org>; Thu, 29 Feb 2024 12:52:32 +0100 (CET)", "from MN2PR08CA0028.namprd08.prod.outlook.com (2603:10b6:208:239::33)\n by SA1PR12MB5640.namprd12.prod.outlook.com (2603:10b6:806:23e::9)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7316.39; Thu, 29 Feb\n 2024 11:52:30 +0000", "from BL6PEPF0001AB51.namprd04.prod.outlook.com\n (2603:10b6:208:239:cafe::41) by MN2PR08CA0028.outlook.office365.com\n (2603:10b6:208:239::33) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7339.29 via Frontend\n Transport; Thu, 29 Feb 2024 11:52:30 +0000", "from mail.nvidia.com (216.228.117.160) by\n BL6PEPF0001AB51.mail.protection.outlook.com (10.167.242.75) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.7292.25 via Frontend Transport; Thu, 29 Feb 2024 11:52:29 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Thu, 29 Feb\n 2024 03:52:12 -0800", "from nvidia.com (10.126.230.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1258.12; Thu, 29 Feb\n 2024 03:52:10 -0800" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=n2jcYsbfGfXoReyD/9lLfBfTWJohIXOXgr+pMqa979MMqs7K5FY1Kdt1q9kShebmJiwKh10C3wt0pxRLXEEm/s4UMrbbci/uEAQWtj8qyGqwO0jkR/B2s8ENtzJyBIPYf+7cvTK4RwqBRKEBu+sjT4ylvmVzvSAE+weyPqu658ZT/W+7ow5YVdv/y7qNGb3Rswg1KabFmVlv2kjia5t/u1zR0nmGmb8xTgwU3HSpw/XLm0NgH1A5m8Ca2ELTii4CsOuROlYQWYw6C1LTr1pjxNEKPSgGBDOM/254R9Eh4oI2h3vOts/l3RnLaBxq2++Kqs1He3ChalNFUzDNGxahww==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=+rK82Hg32UC15bQSn3fjQEJ0eUjA2TdZ1VE9s1bctMU=;\n b=fVdkPTDnRewyoJTBL87yN62QyPXRJIW3sE/Ah22jseZdFEMKEkiM1tBE+LA/wzXPbZS/njgCXwKaUA668qSiZ9DF1IbgztxNAeop6BjNcAF38enS4fghVWXAhHkXnX1/HLCw7pwi3LUEWDUlPGeLIgNtNHY5Cuvb5CsFMkahj2uyJhYgUp/u3DOa+XIhCdrZGsmlTb9al/g2qRWfUk0VwqcMPd8tea7GqQ+U41GAEw/hdaOMXQe2hoT38yyoi2I0tW3cQ4ix1tiT8zK33GAo/J4QmXa/DgUBqncTW29mI3HZNcgJ3P076LiRN0JddD5f1p1BVK/wzP/0ZpDnFD/0IQ==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.160) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=+rK82Hg32UC15bQSn3fjQEJ0eUjA2TdZ1VE9s1bctMU=;\n b=hxSxXI3+1WYhgaPt+qPSMdSGWYBRVZh2xw1F3cWCA0hD8NM7x5X62wDAi/sxKApffNTjjRtrQFUBjDSq5LKW6uTxKMwpO7ZLp5xogkgwvxDjHxf1fQgy1miZaA0LrT1Ya4CMm5gGAhUjodER94FEu//GQxSY+jOiYz7welehCb2Lr0PrNjYpn97btROjuy9YznBPr/QvABuY3QzwBqBZIowQ2u0kyNW0eG1+rGqTa/4zQ+MTsUYDm6xsWDP0ZQ8VAG6YiCN60Asp1tdeUcpzVv5akZncajcfdzX8udlqM9zXBYPOgFfVWsJiVIQBk7UsARU4k/HtJxyQfiS2o0TSVQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.160)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.160 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C", "From": "Dariusz Sosnowski <dsosnowski@nvidia.com>", "To": "Viacheslav Ovsiienko <viacheslavo@nvidia.com>, Ori Kam <orika@nvidia.com>,\n Suanming Mou <suanmingm@nvidia.com>, Matan Azrad <matan@nvidia.com>", "CC": "<dev@dpdk.org>, Raslan Darawsheh <rasland@nvidia.com>, Bing Zhao\n <bingz@nvidia.com>", "Subject": "[PATCH v2 00/11] net/mlx5: flow insertion performance improvements", "Date": "Thu, 29 Feb 2024 12:51:45 +0100", "Message-ID": "<20240229115157.201671-1-dsosnowski@nvidia.com>", "X-Mailer": "git-send-email 2.39.2", "In-Reply-To": "<20240228170046.176600-1-dsosnowski@nvidia.com>", "References": "<20240228170046.176600-1-dsosnowski@nvidia.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.230.35]", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "BL6PEPF0001AB51:EE_|SA1PR12MB5640:EE_", "X-MS-Office365-Filtering-Correlation-Id": "81cbe6d2-bddf-40d5-0dab-08dc391ce884", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n 0u7kl4j6MKO6iHZriQDQtumLaWCpa4xcyxlUzDquye8f8qg4aARsZ12mS1IL5RMszSKs/DYoxafVHVsypOQBqmpl09P0nIuMpR8dwW4WtFYYbmpbR6F5m+uOuNMFoJpsj0+E9owELVNQABb2sVCzSAGac1mr2ciCvu1Ikt+M8FOzsq+HHukhKOCWhp4eNGaLRJC9AcwH9a966T7S/OnZ5w+ndIuAornzH1fI08LWWDOvGghG4QuYYbAEu4UJ4ZS180+8qG5pWc42ef4m6hKYZwvROpC3YoIVboGvVnj3p/MgywKsJwSm9/C7nR+aqowvRC4ZQN9k7yQ2fvi17cZqjnmgVV/lzp9vcA750CRrxgr7suVuw8Mo690ZpBirnZGn1PjS4bKTw2ApndjiF+RkyROpfqabN/1zdku9dKPVqsS5ZzfDRJFxmgsnevyGrLsXHihUPT0ErauPbo2/U7QtsvTiFxZPTGH/iLoj598+k3w7AELZQbHhO+7/6gWqbkXy8CKm8oxCAZllTYOObb6Jfc5mWywloIJ2sulppsQwNo/+2XIe3TJfzSg4+N+x0KwQsfIXQJImAJ0wojSDFCSQzkv9zUwmnHD4R9u+LcnMSgxzxn+8wR4g9WmLO9zDx/N4g+yI8NRfGKGRPM1i01Nwz3CqwCNyuNqCX7HSPlfHIVij/c6N4eYyuBBtqSeirAOAGy924b6E5CE2U2NXjGhD8OVP5sHMgfOrjTYlyujSHSnxEZKyNOKZfy9N8RGM8PD0", "X-Forefront-Antispam-Report": "CIP:216.228.117.160; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge1.nvidia.com; CAT:NONE;\n SFS:(13230031)(36860700004)(82310400014); DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "29 Feb 2024 11:52:29.9791 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 81cbe6d2-bddf-40d5-0dab-08dc391ce884", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.160];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n BL6PEPF0001AB51.namprd04.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SA1PR12MB5640", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Goal of this patchset is to improve the throughput of flow insertion\nand deletion in mlx5 PMD when HW Steering flow engine is used.\n\n- Patch 1 - Use preallocated per-queue, per-actions template buffer\n for storing translated flow actions, instead of allocating and\n filling it on demand, on each flow operation.\n- Patches 2-4 - Make resource index allocation optional. This allocation\n will be skipped when it is not required by the created template table.\n- Patches 5-7 - Reduce memory footprint of the internal flow queue.\n- Patch 8 - Remove indirection between flow job and flow itself,\n by using flow as an operation container.\n- Patches 9-10 - Reduce memory footpring of flow struct by moving\n rarely used flow fields outside of the main flow struct.\n These fields will accesses only when needed.\n Also remove unneeded `zmalloc` usage.\n- Patch 11 - Remove unneeded device status check in flow create.\n\nIn general all of these changes result in the following improvements\n(all numbers are averaged Kflows/sec):\n\n| | Insertion) | +% | Deletion | +% |\n|--------------|:----------:|:------:|:--------:|:-----:|\n| baseline | 6338.7 | | 9739.6 | |\n| improvements | 6978.8 | +10.1% | 10432.4 | +7.1% |\n\nThe basic benchmark was run on ConnectX-6 Dx (22.40.1000),\non the system with Intel Xeon Platinum 8380 CPU.\n\nv2:\n\n- Rebased.\n- Applied Acked-by tags from previous version.\n\nBing Zhao (2):\n net/mlx5: skip the unneeded resource index allocation\n net/mlx5: remove unneeded device status checking\n\nDariusz Sosnowski (7):\n net/mlx5: allocate local DR rule action buffers\n net/mlx5: remove action params from job\n net/mlx5: remove flow pattern from job\n net/mlx5: remove updated flow from job\n net/mlx5: use flow as operation container\n net/mlx5: move rarely used flow fields outside\n net/mlx5: reuse flow fields\n\nErez Shitrit (2):\n net/mlx5/hws: add check for matcher rule update support\n net/mlx5/hws: add check if matcher contains complex rules\n\n drivers/net/mlx5/hws/mlx5dr.h | 16 +\n drivers/net/mlx5/hws/mlx5dr_action.c | 6 +\n drivers/net/mlx5/hws/mlx5dr_action.h | 2 +\n drivers/net/mlx5/hws/mlx5dr_matcher.c | 29 +\n drivers/net/mlx5/mlx5.h | 29 +-\n drivers/net/mlx5/mlx5_flow.h | 128 ++++-\n drivers/net/mlx5/mlx5_flow_hw.c | 794 ++++++++++++++++----------\n 7 files changed, 666 insertions(+), 338 deletions(-)\n\n--\n2.39.2" }