Cover Detail
Show a cover letter.
GET /api/covers/67421/?format=api
{ "id": 67421, "url": "http://patches.dpdk.org/api/covers/67421/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20200330114538.43275-1-qi.z.zhang@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20200330114538.43275-1-qi.z.zhang@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20200330114538.43275-1-qi.z.zhang@intel.com", "date": "2020-03-30T11:45:22", "name": "[00/16] ice share code update", "submitter": { "id": 504, "url": "http://patches.dpdk.org/api/people/504/?format=api", "name": "Qi Zhang", "email": "qi.z.zhang@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20200330114538.43275-1-qi.z.zhang@intel.com/mbox/", "series": [ { "id": 9102, "url": "http://patches.dpdk.org/api/series/9102/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=9102", "date": "2020-03-30T11:45:22", "name": "ice share code update", "version": 1, "mbox": "http://patches.dpdk.org/series/9102/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/67421/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from dpdk.org (dpdk.org [92.243.14.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 3B4BBA057B;\n\tMon, 30 Mar 2020 13:42:13 +0200 (CEST)", "from [92.243.14.124] (localhost [127.0.0.1])\n\tby dpdk.org (Postfix) with ESMTP id CA60A2C6D;\n\tMon, 30 Mar 2020 13:42:12 +0200 (CEST)", "from mga14.intel.com (mga14.intel.com [192.55.52.115])\n by dpdk.org (Postfix) with ESMTP id AE0BC2B8B\n for <dev@dpdk.org>; Mon, 30 Mar 2020 13:42:11 +0200 (CEST)", "from fmsmga006.fm.intel.com ([10.253.24.20])\n by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 30 Mar 2020 04:42:10 -0700", "from dpdk51.sh.intel.com ([10.67.110.245])\n by fmsmga006.fm.intel.com with ESMTP; 30 Mar 2020 04:42:09 -0700" ], "IronPort-SDR": [ "\n KaVt+3Vg7wY7MJ/NgjjUGjAujcTaj8NT1yLC4tUg7fii6ABM0vteVIAWiLnFrMmIdLliPJrVt8\n ecljJhFe+GAQ==", "\n XZ7dXHj3dXrrIf44F+ECKYNPF+W1cSOKVkCr6XwVo/0FtsZSJCBNJ9mXkiCgXWmwX9Kg86KGXj\n 2eAXtb3LnAwA==" ], "X-Amp-Result": "SKIPPED(no attachment in message)", "X-Amp-File-Uploaded": "False", "X-ExtLoop1": "1", "X-IronPort-AV": "E=Sophos;i=\"5.72,324,1580803200\"; d=\"scan'208\";a=\"449769824\"", "From": "Qi Zhang <qi.z.zhang@intel.com>", "To": "qiming.yang@intel.com", "Cc": "xiaolong.ye@intel.com,\n\tdev@dpdk.org,\n\tQi Zhang <qi.z.zhang@intel.com>", "Date": "Mon, 30 Mar 2020 19:45:22 +0800", "Message-Id": "<20200330114538.43275-1-qi.z.zhang@intel.com>", "X-Mailer": "git-send-email 2.13.6", "Subject": "[dpdk-dev] [PATCH 00/16] ice share code update", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.15", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org", "Sender": "\"dev\" <dev-bounces@dpdk.org>" }, "content": "Main changes:\n\n1. Add PFCP / ESP / AH / L2TP support for switch\n2. Add PFCP / ESP / AH / L2TP support for RSS.\n3. Improve GTPU extend header handle.\n4. minor fix and code clean.\n\nQi Zhang (16):\n net/ice/base: add more macro for FDID priority\n net/ice/base: reduce scope of variables\n net/ice/base: ignore EMODE when setting PHY config\n net/ice/base: add ethertype check for dummy packet\n net/ice/base: refactor function\n net/ice/base: allow adding MAC VLAN filter on the port\n net/ice/base: default DCB Parameters\n net/ice/base: allow profile based switch rules\n net/ice/base: improve GTPU extend header handle\n net/ice/base: handle critical FW error\n net/ice/base: group case statements\n net/ice/base: move some macro\n net/ice/base: add support for PFCP and NAT-T of switch\n net/ice/base: change function to static\n net/ice/base: fix binary order for gtpu FDIR filter\n net/ice/base: enable RSS support for PFCP L2TP ESP and AH\n\n drivers/net/ice/base/ice_adminq_cmd.h | 2 +\n drivers/net/ice/base/ice_bitops.h | 31 +++++\n drivers/net/ice/base/ice_common.c | 101 ++++++++++------\n drivers/net/ice/base/ice_controlq.c | 128 +++++++++++---------\n drivers/net/ice/base/ice_controlq.h | 3 +\n drivers/net/ice/base/ice_fdir.c | 100 ++++++++--------\n drivers/net/ice/base/ice_fdir.h | 11 +-\n drivers/net/ice/base/ice_flow.c | 177 +++++++++++++++++++++++++---\n drivers/net/ice/base/ice_flow.h | 53 +++++++++\n drivers/net/ice/base/ice_lan_tx_rx.h | 2 +\n drivers/net/ice/base/ice_protocol_type.h | 49 +++++++-\n drivers/net/ice/base/ice_status.h | 1 +\n drivers/net/ice/base/ice_switch.c | 193 ++++++++++++++++++++++++-------\n drivers/net/ice/base/ice_switch.h | 32 +++++\n 14 files changed, 672 insertions(+), 211 deletions(-)" }