Cover Detail
Show a cover letter.
GET /api/covers/329/?format=api
{ "id": 329, "url": "http://patches.dpdk.org/api/covers/329/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20231029182300.227879-1-getelson@nvidia.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20231029182300.227879-1-getelson@nvidia.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20231029182300.227879-1-getelson@nvidia.com", "date": "2023-10-29T18:22:47", "name": "[00/13] net/mlx5: support more REG C registers", "submitter": { "id": 1882, "url": "http://patches.dpdk.org/api/people/1882/?format=api", "name": "Gregory Etelson", "email": "getelson@nvidia.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20231029182300.227879-1-getelson@nvidia.com/mbox/", "series": [ { "id": 30051, "url": "http://patches.dpdk.org/api/series/30051/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=30051", "date": "2023-10-29T18:22:47", "name": "net/mlx5: support more REG C registers", "version": 1, "mbox": "http://patches.dpdk.org/series/30051/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/329/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 5E53443239;\n\tSun, 29 Oct 2023 19:23:35 +0100 (CET)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 2EE2F4027C;\n\tSun, 29 Oct 2023 19:23:35 +0100 (CET)", "from NAM10-MW2-obe.outbound.protection.outlook.com\n (mail-mw2nam10on2056.outbound.protection.outlook.com [40.107.94.56])\n by mails.dpdk.org (Postfix) with ESMTP id A923E40269\n for <dev@dpdk.org>; Sun, 29 Oct 2023 19:23:33 +0100 (CET)", "from BYAPR07CA0046.namprd07.prod.outlook.com (2603:10b6:a03:60::23)\n by SN7PR12MB6888.namprd12.prod.outlook.com (2603:10b6:806:260::11)\n with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.25; Sun, 29 Oct\n 2023 18:23:31 +0000", "from CO1PEPF000044F3.namprd05.prod.outlook.com\n (2603:10b6:a03:60:cafe::90) by BYAPR07CA0046.outlook.office365.com\n (2603:10b6:a03:60::23) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.6933.26 via Frontend\n Transport; Sun, 29 Oct 2023 18:23:31 +0000", "from mail.nvidia.com (216.228.117.161) by\n CO1PEPF000044F3.mail.protection.outlook.com (10.167.241.73) with Microsoft\n SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id\n 15.20.6933.15 via Frontend Transport; Sun, 29 Oct 2023 18:23:31 +0000", "from rnnvmail201.nvidia.com (10.129.68.8) by mail.nvidia.com\n (10.129.200.67) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 29 Oct\n 2023 11:23:17 -0700", "from nvidia.com (10.126.231.35) by rnnvmail201.nvidia.com\n (10.129.68.8) with Microsoft SMTP Server (version=TLS1_2,\n cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Sun, 29 Oct\n 2023 11:23:15 -0700" ], "ARC-Seal": "i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;\n b=lQIauYXkP23cn8hXDbR1JEevHc5mGdliX0zECbvQrkcQQ6Z3cd3vCZsS1I6Hi7nsWYICOCnxxabeCWfrQwlAANr+OoBmqBv4q3fvpPrE5aJG60HlHPqPKutF1ZCEVWEJRfw6Qy2xx97Ff1CsmLqTf0/obxrOnJ7wWwOisSzasq1R9szCCNyXWvFKMFr6APVTpwrBOrnB8c6iKTDanlQZr1GArxMRizlhG3qR8plwYBHY9NOS6n/ax639Dl5Bjz06UqrgulaadWjm1FVQoKB0I285z5fvVvgiriinEitclSjWpvgdhnauALSzPRxZLVweaV3bJWoUJ+psxIvvSsTwOQ==", "ARC-Message-Signature": "i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;\n s=arcselector9901;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;\n bh=tb6ySyBgUoArXNj3Xvo/2JzM0aeHyMyDv/7jFU97X7k=;\n b=biAxpPktyAX60EMrc87yjb5+AlmgGHyj8PSBQECSfzoz8ZdbIpz4NGzz/K5Bs5BVoKTKYnXTOrQR8FscpUiEMcwISuc0Si/KlgyUfPdBcg8JRgA068X4xNOy2BZ5xuYHxSm49sMWh+uUwRS72w9gVCE1AvXYCejNJV5J/45fsfA6rNOp7ZkIg+KO8gOmEhsS7oBWxXJpana/HnGonYC1mHckwX8qED2qtBg7UpUdK/2hhalNSNIgXgbm7HnF8I3TkGOd4ysT1qs7mYH32qf4g3FMxH8BVwhjOR8tMIMesHvjx1qKNZySxUVrGlnC7S3yb4asnxeIKA8Q8XLEDhGN8w==", "ARC-Authentication-Results": "i=1; mx.microsoft.com 1; spf=pass (sender ip is\n 216.228.117.161) smtp.rcpttodomain=dpdk.org smtp.mailfrom=nvidia.com;\n dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com;\n dkim=none (message not signed); arc=none (0)", "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com;\n s=selector2;\n h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;\n bh=tb6ySyBgUoArXNj3Xvo/2JzM0aeHyMyDv/7jFU97X7k=;\n b=N9izwPwuTVJRCNeEGoiXRLJG7heKm6hoZSAxK8VahMcFSgynzr+vZtuIzKT72pC0GRp0jN7CyK3KGNM4kIZQvOmstUBQ5hUl1oUvnNYe7AUngL+/IqKnQB7qZvmgXWTxHrW4NDVcF4vCENUijQ3vtpZ99F97fuvJR/hUo3uR7c3T07aG/6lWBMncbXU0wiOWWjQ5uMn55Sbo3s4NQ4eMON+U3seOXAr/g34/ocmLVq8CUPcD0LnxSEmMr1aYa3TEaICzMyy/G1XghuuVOOzgzT92xuuki/XSeWTc39YgffLfgMQur2P3kTGjRZO3OVUpmZzt112oog8rakQFBHKhoQ==", "X-MS-Exchange-Authentication-Results": "spf=pass (sender IP is 216.228.117.161)\n smtp.mailfrom=nvidia.com;\n dkim=none (message not signed)\n header.d=none;dmarc=pass action=none header.from=nvidia.com;", "Received-SPF": "Pass (protection.outlook.com: domain of nvidia.com designates\n 216.228.117.161 as permitted sender) receiver=protection.outlook.com;\n client-ip=216.228.117.161; helo=mail.nvidia.com; pr=C", "From": "Gregory Etelson <getelson@nvidia.com>", "To": "<dev@dpdk.org>", "CC": "<getelson@nvidia.com>, <mkashani@nvidia.com>, <rasland@nvidia.com>", "Subject": "[PATCH 00/13] net/mlx5: support more REG C registers", "Date": "Sun, 29 Oct 2023 20:22:47 +0200", "Message-ID": "<20231029182300.227879-1-getelson@nvidia.com>", "X-Mailer": "git-send-email 2.39.2", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "Content-Type": "text/plain", "X-Originating-IP": "[10.126.231.35]", "X-ClientProxiedBy": "rnnvmail201.nvidia.com (10.129.68.8) To\n rnnvmail201.nvidia.com (10.129.68.8)", "X-EOPAttributedMessage": "0", "X-MS-PublicTrafficType": "Email", "X-MS-TrafficTypeDiagnostic": "CO1PEPF000044F3:EE_|SN7PR12MB6888:EE_", "X-MS-Office365-Filtering-Correlation-Id": "7687f453-2dec-473b-099c-08dbd8ac27b9", "X-MS-Exchange-SenderADCheck": "1", "X-MS-Exchange-AntiSpam-Relay": "0", "X-Microsoft-Antispam": "BCL:0;", "X-Microsoft-Antispam-Message-Info": "\n Xaq5sEhKndtrnEMCeqZrnsIoyQVdJym7M1EmOJ+JRJNZa1F3uC7m6xjfTednXh6++d9b3cUeLXZRQTiXLOyPLHCN9p/lOEmr/tehgY9NNDXDwcjHPvaH2gdWdrnoCnJ3b/+ZLvjW347//5pyJ8vDWV0C+6pzTQNJ/9ync8yCA7zgPZNUSB/Z80KebqWGG4POwYGpR+QS/10ZwE4jMQV8277+01sMhu5kR6Hy6/opjiXdgOhl1Y2xRrxMV9G2UUw0SsLNGdjEHV29mSmpVkkZFvpBcRHEzSVm7+3pXiRqBuF4b4lYAP6lGG9xxtNBUbQZUpOiuZ9iQE5PntKnJetQoIYBz4RT8FbXQHIGaZh9nmtG5bqlEapfNn6jPWL3jdm2rqnE5lefaTsF/5Aj80SVQC5ebQ772FMiH51x3vKsf76eb5VDjmZPKUxLCjel5Y19rbnuz6u1tNqwEUCoWMMSn8JQkkC7iM3ow7AqQCO7aGwsCDYlndURxBewo0MJjx90JENo+iD+gtvXg7etXPVuSayGe/oeuyyKuaxofcL3jgkBBLE+Pc7+e1NsEsCKhPU0DFhICL1Cu/aO1LmLz3aHqLxmd7bdJI5X0oILrCR57BsNLB9ar+f8eACKA5X1htuZOX1Mft0mEXjfpa+vfSnyktb0WDVGTxBLqzt5PYQc2iODC9C/VfwHyf/hqshaazYCNrWxRGca/9xh3MjBwzWuVygMEOhQwrF9Al3ouqAJocSWgigW2GzrpMWwL58S7Re6", "X-Forefront-Antispam-Report": "CIP:216.228.117.161; CTRY:US; LANG:en; SCL:1;\n SRV:;\n IPV:NLI; SFV:NSPM; H:mail.nvidia.com; PTR:dc6edge2.nvidia.com; CAT:NONE;\n SFS:(13230031)(4636009)(396003)(39850400004)(136003)(376002)(346002)(230922051799003)(82310400011)(1800799009)(451199024)(186009)(64100799003)(36840700001)(46966006)(40470700004)(1076003)(26005)(2616005)(6286002)(16526019)(107886003)(336012)(478600001)(7696005)(83380400001)(6666004)(47076005)(36860700001)(426003)(5660300002)(2906002)(41300700001)(70586007)(70206006)(4326008)(6916009)(8676002)(8936002)(54906003)(316002)(40460700003)(356005)(7636003)(82740400003)(36756003)(86362001)(55016003)(40480700001);\n DIR:OUT; SFP:1101;", "X-OriginatorOrg": "Nvidia.com", "X-MS-Exchange-CrossTenant-OriginalArrivalTime": "29 Oct 2023 18:23:31.3907 (UTC)", "X-MS-Exchange-CrossTenant-Network-Message-Id": "\n 7687f453-2dec-473b-099c-08dbd8ac27b9", "X-MS-Exchange-CrossTenant-Id": "43083d15-7273-40c1-b7db-39efd9ccc17a", "X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp": "\n TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a; Ip=[216.228.117.161];\n Helo=[mail.nvidia.com]", "X-MS-Exchange-CrossTenant-AuthSource": "\n CO1PEPF000044F3.namprd05.prod.outlook.com", "X-MS-Exchange-CrossTenant-AuthAs": "Anonymous", "X-MS-Exchange-CrossTenant-FromEntityHeader": "HybridOnPrem", "X-MS-Exchange-Transport-CrossTenantHeadersStamped": "SN7PR12MB6888", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "Support increased number of REG_Cx registers.\n\nGregory Etelson (7):\n net/mlx5/hws: Definer, add mlx5dr context to definer_conv_data\n net/mlx5: add flow_hw_get_reg_id_from_ctx()\n net/mlx5/hws: Definer, use flow_hw_get_reg_id_from_ctx function call\n net/mlx5: add rte_device parameter to locate HWS registers\n net/mlx5: separate port REG_C registers usage\n net/mlx5: merge REG_C aliases\n net/mlx5: initialize HWS flow tags registers in shared dev context\n\nItamar Gozlan (1):\n net/mlx5/hws: adding method to query rule hash\n\nOri Kam (5):\n net/mlx5: add support for calc hash\n net/mlx5: fix insert by index\n net/mlx5: fix query for NIC flow cap\n net/mlx5: add support for more registers\n net/mlx5: add validation support for tags\n\n drivers/common/mlx5/mlx5_devx_cmds.c | 17 ++-\n drivers/common/mlx5/mlx5_devx_cmds.h | 2 +-\n drivers/common/mlx5/mlx5_prm.h | 56 ++++++-\n drivers/net/mlx5/hws/meson.build | 1 +\n drivers/net/mlx5/hws/mlx5dr.h | 26 ++++\n drivers/net/mlx5/hws/mlx5dr_cmd.c | 3 +\n drivers/net/mlx5/hws/mlx5dr_cmd.h | 3 +-\n drivers/net/mlx5/hws/mlx5dr_crc32.c | 61 ++++++++\n drivers/net/mlx5/hws/mlx5dr_crc32.h | 13 ++\n drivers/net/mlx5/hws/mlx5dr_definer.c | 20 ++-\n drivers/net/mlx5/hws/mlx5dr_internal.h | 1 +\n drivers/net/mlx5/hws/mlx5dr_rule.c | 37 +++++\n drivers/net/mlx5/hws/mlx5dr_rule.h | 1 +\n drivers/net/mlx5/linux/mlx5_os.c | 39 +----\n drivers/net/mlx5/mlx5.c | 79 +++++++++-\n drivers/net/mlx5/mlx5.h | 16 +-\n drivers/net/mlx5/mlx5_flow.c | 63 +++++---\n drivers/net/mlx5/mlx5_flow.h | 68 ++++++---\n drivers/net/mlx5/mlx5_flow_dv.c | 24 ++-\n drivers/net/mlx5/mlx5_flow_hw.c | 201 ++++++++-----------------\n drivers/net/mlx5/mlx5_flow_meter.c | 14 +-\n 21 files changed, 491 insertions(+), 254 deletions(-)\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.c\n create mode 100644 drivers/net/mlx5/hws/mlx5dr_crc32.h" }