Cover Detail
Show a cover letter.
GET /api/covers/234/?format=api
{ "id": 234, "url": "http://patches.dpdk.org/api/covers/234/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20230908160552.148060-1-yuying.zhang@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230908160552.148060-1-yuying.zhang@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230908160552.148060-1-yuying.zhang@intel.com", "date": "2023-09-08T16:05:43", "name": "[v10,0/9] add rte flow support for cpfl", "submitter": { "id": 1844, "url": "http://patches.dpdk.org/api/people/1844/?format=api", "name": "Zhang, Yuying", "email": "yuying.zhang@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20230908160552.148060-1-yuying.zhang@intel.com/mbox/", "series": [ { "id": 29766, "url": "http://patches.dpdk.org/api/series/29766/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=29766", "date": "2023-09-08T16:05:43", "name": "add rte flow support for cpfl", "version": 10, "mbox": "http://patches.dpdk.org/series/29766/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/234/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 7F76D42338;\n\tMon, 9 Oct 2023 10:02:12 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id 18043402A3;\n\tMon, 9 Oct 2023 10:02:12 +0200 (CEST)", "from mgamail.intel.com (mgamail.intel.com [134.134.136.126])\n by mails.dpdk.org (Postfix) with ESMTP id 8E33B4021F\n for <dev@dpdk.org>; Mon, 9 Oct 2023 10:02:10 +0200 (CEST)", "from orsmga005.jf.intel.com ([10.7.209.41])\n by orsmga106.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 09 Oct 2023 01:02:09 -0700", "from dpdk-pengyuan-mev.sh.intel.com ([10.67.119.132])\n by orsmga005.jf.intel.com with ESMTP; 09 Oct 2023 01:02:07 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1696838530; x=1728374530;\n h=from:to:subject:date:message-id:in-reply-to:references:\n mime-version:content-transfer-encoding;\n bh=x2r8k8O5ZxxUO8KRoowIGUB635LKu+95ViS0nAyjofU=;\n b=lh7PshYzzChS75yTdVyryA+LsGZaV9QnWN9JYZpWdcT08+zmBtwJ8WYy\n JXIiyqgw2co2pjaoeyt5eUiCWbqs5OgYGRTh4+Vh1SzS7JUz4w0cT8YCm\n zSLNhUyVJwQY/JJmeDVl2al7t9ROgh9SdRqm5o9P+fgnhr4Sr9qAJ5B/D\n S5Kw4gkWKxFhlI7VLFH6mDmRvZcXlopcXPu/lO5GWkBlUyJ9cKJPO2dNT\n d1e1vMBFGpAFANQHEPSnHOJfhJHQGOu2amtV7+/sXu+lXkTERMtpjLxDI\n T7+viwLGXMC7/ibKoSygsR1/2KWYnvzPl5V7cJCoao3gPvJ+dRzicdurZ w==;", "X-IronPort-AV": [ "E=McAfee;i=\"6600,9927,10857\"; a=\"369155037\"", "E=Sophos;i=\"6.03,209,1694761200\"; d=\"scan'208\";a=\"369155037\"", "E=McAfee;i=\"6600,9927,10857\"; a=\"926675788\"", "E=Sophos;i=\"6.03,209,1694761200\"; d=\"scan'208\";a=\"926675788\"" ], "X-ExtLoop1": "1", "From": "\"Zhang, Yuying\" <yuying.zhang@intel.com>", "To": "yuying.zhang@intel.com, dev@dpdk.org, qi.z.zhang@intel.com,\n jingjing.wu@intel.com, beilei.xing@intel.com", "Subject": "[PATCH v10 0/9] add rte flow support for cpfl", "Date": "Fri, 8 Sep 2023 16:05:43 +0000", "Message-Id": "<20230908160552.148060-1-yuying.zhang@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20230928084458.2333663-1-yuying.zhang@intel.com>", "References": "<20230928084458.2333663-1-yuying.zhang@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "From: Yuying Zhang <yuying.zhang@intel.com>\n\nThis patchset add rte flow support for cpfl driver.\nIt depends on the following patch set:\nhttp://patchwork.dpdk.org/project/dpdk/cover/20230912173039.1612287-1-beilei.xing@intel.com/\n\nWenjing Qiao (2):\n net/cpfl: parse flow offloading hint from JSON\n net/cpfl: build action mapping rules from JSON\n\nYuying Zhang (7):\n net/cpfl: set up flow offloading skeleton\n net/cpfl: set up control path\n net/cpfl: add FXP low level implementation\n net/cpfl: implement FXP rule creation and destroying\n net/cpfl: adapt FXP to flow engine\n net/cpfl: support flow ops on representor\n net/cpfl: support represented port action\n---\nv10:\n* fix ci build issue\n\nv9:\n* refine rx queue message process function\n\nv8:\n* fix compile issues\n* refine document and separate patch with different features\n\nv7:\n* refine commit log\n* fix compile issues\n\nv6:\n* use existed jansson instead of json-c library\n* refine \"add FXP low level implementation\"\n\nV5:\n* Add input validation for some functions\n\n doc/guides/nics/cpfl.rst | 52 +\n doc/guides/rel_notes/release_23_11.rst | 1 +\n drivers/net/cpfl/cpfl_actions.h | 858 +++++++++++\n drivers/net/cpfl/cpfl_controlq.c | 801 ++++++++++\n drivers/net/cpfl/cpfl_controlq.h | 75 +\n drivers/net/cpfl/cpfl_ethdev.c | 392 ++++-\n drivers/net/cpfl/cpfl_ethdev.h | 128 ++\n drivers/net/cpfl/cpfl_flow.c | 339 +++++\n drivers/net/cpfl/cpfl_flow.h | 85 ++\n drivers/net/cpfl/cpfl_flow_engine_fxp.c | 666 ++++++++\n drivers/net/cpfl/cpfl_flow_parser.c | 1835 +++++++++++++++++++++++\n drivers/net/cpfl/cpfl_flow_parser.h | 268 ++++\n drivers/net/cpfl/cpfl_fxp_rule.c | 263 ++++\n drivers/net/cpfl/cpfl_fxp_rule.h | 68 +\n drivers/net/cpfl/cpfl_representor.c | 29 +\n drivers/net/cpfl/cpfl_rules.c | 127 ++\n drivers/net/cpfl/cpfl_rules.h | 306 ++++\n drivers/net/cpfl/cpfl_vchnl.c | 144 ++\n drivers/net/cpfl/meson.build | 12 +\n 19 files changed, 6448 insertions(+), 1 deletion(-)\n create mode 100644 drivers/net/cpfl/cpfl_actions.h\n create mode 100644 drivers/net/cpfl/cpfl_controlq.c\n create mode 100644 drivers/net/cpfl/cpfl_controlq.h\n create mode 100644 drivers/net/cpfl/cpfl_flow.c\n create mode 100644 drivers/net/cpfl/cpfl_flow.h\n create mode 100644 drivers/net/cpfl/cpfl_flow_engine_fxp.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.h\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.c\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.h\n create mode 100644 drivers/net/cpfl/cpfl_rules.c\n create mode 100644 drivers/net/cpfl/cpfl_rules.h" }