Cover Detail
Show a cover letter.
GET /api/covers/168/?format=api
{ "id": 168, "url": "http://patches.dpdk.org/api/covers/168/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20230822010226.17783-1-yuying.zhang@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230822010226.17783-1-yuying.zhang@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230822010226.17783-1-yuying.zhang@intel.com", "date": "2023-08-22T01:02:18", "name": "[v6,0/8] add rte flow support for cpfl", "submitter": { "id": 1844, "url": "http://patches.dpdk.org/api/people/1844/?format=api", "name": "Zhang, Yuying", "email": "yuying.zhang@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20230822010226.17783-1-yuying.zhang@intel.com/mbox/", "series": [ { "id": 29591, "url": "http://patches.dpdk.org/api/series/29591/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=29591", "date": "2023-08-22T01:02:18", "name": "add rte flow support for cpfl", "version": 6, "mbox": "http://patches.dpdk.org/series/29591/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/168/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 3A65D42608;\n\tThu, 21 Sep 2023 18:58:53 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id BD55F4013F;\n\tThu, 21 Sep 2023 18:58:52 +0200 (CEST)", "from mgamail.intel.com (mgamail.intel.com [192.55.52.120])\n by mails.dpdk.org (Postfix) with ESMTP id CB42E400D7\n for <dev@dpdk.org>; Thu, 21 Sep 2023 18:58:51 +0200 (CEST)", "from fmsmga004.fm.intel.com ([10.253.24.48])\n by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 21 Sep 2023 09:58:50 -0700", "from dpdk-pengyuan-mev.sh.intel.com ([10.67.119.128])\n by fmsmga004.fm.intel.com with ESMTP; 21 Sep 2023 09:58:48 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1695315532; x=1726851532;\n h=from:to:subject:date:message-id:in-reply-to:references:\n mime-version:content-transfer-encoding;\n bh=ZCLJ4B26gHsLkzIswn9S03iHbv/Y9vp++1mOGWKyuCI=;\n b=Jlw8rG7LTX8J6lhKIM/dwUHHFxEa1e8JcjITqvxnFP85dWoAtBhZNivs\n iXNXx/MuAEdqhsxqoiSJNo5w4w4ziRF3cXhjRYolMcv7NXhZRD1vYPl6J\n RXhXVZKC7n8s2nfY678MCk/mtw/oR7khwovEQqEWzw+/SeLq+k2I6N1JF\n Mg9PxeXtHamj+IaZ7v8/2lDYimjocTFeBw6AdMr+ozHl8aTQDfB4/wX1H\n pyukVX0cmwKrtWJhjRzuV6FQ0WW2qIHEMaZ4a/2pP2kDMG8VBtgYwIw84\n BVz36Df9GlZUj5MQbQvfsgOtRpd/UgZKTOa+sHbYJclUjkeATBqkY16Zq A==;", "X-IronPort-AV": [ "E=McAfee;i=\"6600,9927,10840\"; a=\"379468206\"", "E=Sophos;i=\"6.03,165,1694761200\"; d=\"scan'208\";a=\"379468206\"", "E=McAfee;i=\"6600,9927,10840\"; a=\"817472249\"", "E=Sophos;i=\"6.03,165,1694761200\"; d=\"scan'208\";a=\"817472249\"" ], "X-ExtLoop1": "1", "From": "\"Zhang, Yuying\" <yuying.zhang@intel.com>", "To": "yuying.zhang@intel.com, dev@dpdk.org, qi.z.zhang@intel.com,\n jingjing.wu@intel.com, beilei.xing@intel.com", "Subject": "[PATCH v6 0/8] add rte flow support for cpfl", "Date": "Tue, 22 Aug 2023 01:02:18 +0000", "Message-Id": "<20230822010226.17783-1-yuying.zhang@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20230915100047.90153-1-yuying.zhang@intel.com>", "References": "<20230915100047.90153-1-yuying.zhang@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "This patchset add rte flow support for cpfl driver.\nIt depends on the following patch set:\nhttp://patchwork.dpdk.org/project/dpdk/cover/20230912173039.1612287-1-beilei.xing@intel.com/\n\nWenjing Qiao (2):\n net/cpfl: add json parser for rte flow pattern rules\n net/cpfl: add mod rule parser support for rte flow\n\nYuying Zhang (6):\n net/cpfl: set up rte flow skeleton\n net/cpfl: set up control path\n net/cpfl: add FXP low level implementation\n net/cpfl: add fxp rule module\n net/cpfl: add fxp flow engine\n net/cpfl: add flow support for representor\n\n doc/guides/nics/cpfl.rst | 43 +\n doc/guides/rel_notes/release_23_11.rst | 1 +\n drivers/net/cpfl/cpfl_actions.h | 858 +++++++++++\n drivers/net/cpfl/cpfl_controlq.c | 803 ++++++++++\n drivers/net/cpfl/cpfl_controlq.h | 75 +\n drivers/net/cpfl/cpfl_ethdev.c | 392 ++++-\n drivers/net/cpfl/cpfl_ethdev.h | 128 ++\n drivers/net/cpfl/cpfl_flow.c | 339 +++++\n drivers/net/cpfl/cpfl_flow.h | 85 ++\n drivers/net/cpfl/cpfl_flow_engine_fxp.c | 667 +++++++++\n drivers/net/cpfl/cpfl_flow_parser.c | 1827 +++++++++++++++++++++++\n drivers/net/cpfl/cpfl_flow_parser.h | 267 ++++\n drivers/net/cpfl/cpfl_fxp_rule.c | 296 ++++\n drivers/net/cpfl/cpfl_fxp_rule.h | 68 +\n drivers/net/cpfl/cpfl_representor.c | 29 +\n drivers/net/cpfl/cpfl_rules.c | 126 ++\n drivers/net/cpfl/cpfl_rules.h | 306 ++++\n drivers/net/cpfl/cpfl_vchnl.c | 144 ++\n drivers/net/cpfl/meson.build | 12 +\n 19 files changed, 6465 insertions(+), 1 deletion(-)\n create mode 100644 drivers/net/cpfl/cpfl_actions.h\n create mode 100644 drivers/net/cpfl/cpfl_controlq.c\n create mode 100644 drivers/net/cpfl/cpfl_controlq.h\n create mode 100644 drivers/net/cpfl/cpfl_flow.c\n create mode 100644 drivers/net/cpfl/cpfl_flow.h\n create mode 100644 drivers/net/cpfl/cpfl_flow_engine_fxp.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.h\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.c\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.h\n create mode 100644 drivers/net/cpfl/cpfl_rules.c\n create mode 100644 drivers/net/cpfl/cpfl_rules.h" }