Cover Detail
Show a cover letter.
GET /api/covers/107/?format=api
http://patches.dpdk.org/api/covers/107/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/cover/20230901113158.1654044-1-yuying.zhang@intel.com/", "project": { "id": 1, "url": "http://patches.dpdk.org/api/projects/1/?format=api", "name": "DPDK", "link_name": "dpdk", "list_id": "dev.dpdk.org", "list_email": "dev@dpdk.org", "web_url": "http://core.dpdk.org", "scm_url": "git://dpdk.org/dpdk", "webscm_url": "http://git.dpdk.org/dpdk", "list_archive_url": "https://inbox.dpdk.org/dev", "list_archive_url_format": "https://inbox.dpdk.org/dev/{}", "commit_url_format": "" }, "msgid": "<20230901113158.1654044-1-yuying.zhang@intel.com>", "list_archive_url": "https://inbox.dpdk.org/dev/20230901113158.1654044-1-yuying.zhang@intel.com", "date": "2023-09-01T11:31:50", "name": "[v2,0/8] add rte flow support for cpfl", "submitter": { "id": 1844, "url": "http://patches.dpdk.org/api/people/1844/?format=api", "name": "Zhang, Yuying", "email": "yuying.zhang@intel.com" }, "mbox": "http://patches.dpdk.org/project/dpdk/cover/20230901113158.1654044-1-yuying.zhang@intel.com/mbox/", "series": [ { "id": 29402, "url": "http://patches.dpdk.org/api/series/29402/?format=api", "web_url": "http://patches.dpdk.org/project/dpdk/list/?series=29402", "date": "2023-09-01T11:31:50", "name": "add rte flow support for cpfl", "version": 2, "mbox": "http://patches.dpdk.org/series/29402/mbox/" } ], "comments": "http://patches.dpdk.org/api/covers/107/comments/", "headers": { "Return-Path": "<dev-bounces@dpdk.org>", "X-Original-To": "patchwork@inbox.dpdk.org", "Delivered-To": "patchwork@inbox.dpdk.org", "Received": [ "from mails.dpdk.org (mails.dpdk.org [217.70.189.124])\n\tby inbox.dpdk.org (Postfix) with ESMTP id 57C5A4221F;\n\tFri, 1 Sep 2023 13:09:36 +0200 (CEST)", "from mails.dpdk.org (localhost [127.0.0.1])\n\tby mails.dpdk.org (Postfix) with ESMTP id D94BA402A0;\n\tFri, 1 Sep 2023 13:09:35 +0200 (CEST)", "from mgamail.intel.com (mgamail.intel.com [192.55.52.151])\n by mails.dpdk.org (Postfix) with ESMTP id 43B0C40285\n for <dev@dpdk.org>; Fri, 1 Sep 2023 13:09:33 +0200 (CEST)", "from fmsmga002.fm.intel.com ([10.253.24.26])\n by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384;\n 01 Sep 2023 04:09:26 -0700", "from dpdk-yuyingzh-icelake.sh.intel.com ([10.67.116.226])\n by fmsmga002.fm.intel.com with ESMTP; 01 Sep 2023 04:09:25 -0700" ], "DKIM-Signature": "v=1; a=rsa-sha256; c=relaxed/simple;\n d=intel.com; i=@intel.com; q=dns/txt; s=Intel;\n t=1693566574; x=1725102574;\n h=from:to:cc:subject:date:message-id:in-reply-to:\n references:mime-version:content-transfer-encoding;\n bh=Zf5BsV/lO9fXXW7fJtUHqYEy4qFCzQwVa4p4qWd09Qg=;\n b=CAOp2McLbD2ViRT5UBgBaltF+j+NZDjOSX4MN0/jxxcljzmp9aknUI9h\n goJJQOrnbAjqxj/xnppE5nsWNalMFIbrt7EVzMuxa4XFRB6Gpdzx4M/6V\n PX+i/ydAyUJw1zM4hDJM3c1k+wT0KvufXotZPjzIQWsJS6yJS3/HVUv+q\n SR+eyxpvb3QBfNZPjCRmw+/x2VuXL1AFWq6kPemg1g1/ciiXpyZ/6wTvZ\n l5/kQmVl3Nsd/Pw6SxypxScOO9DohKP97XFOhdNKfepTdculqf6ARLgMM\n G3XmBIt7NbWKQ/ieg/EbYoDQN1ll0psh/5SqwG4UGQj+p3UHMlip/6/gR w==;", "X-IronPort-AV": [ "E=McAfee;i=\"6600,9927,10819\"; a=\"356511006\"", "E=Sophos;i=\"6.02,219,1688454000\"; d=\"scan'208\";a=\"356511006\"", "E=McAfee;i=\"6600,9927,10819\"; a=\"854670953\"", "E=Sophos;i=\"6.02,219,1688454000\"; d=\"scan'208\";a=\"854670953\"" ], "X-ExtLoop1": "1", "From": "Yuying Zhang <yuying.zhang@intel.com>", "To": "dev@dpdk.org, qi.z.zhang@intel.com, jingjing.wu@intel.com,\n beilei.xing@intel.com", "Cc": "Yuying Zhang <yuying.zhang@intel.com>", "Subject": "[PATCH v2 0/8] add rte flow support for cpfl", "Date": "Fri, 1 Sep 2023 11:31:50 +0000", "Message-Id": "<20230901113158.1654044-1-yuying.zhang@intel.com>", "X-Mailer": "git-send-email 2.25.1", "In-Reply-To": "<20230812075506.361769-1-yuying.zhang@intel.com>", "References": "<20230812075506.361769-1-yuying.zhang@intel.com>", "MIME-Version": "1.0", "Content-Transfer-Encoding": "8bit", "X-BeenThere": "dev@dpdk.org", "X-Mailman-Version": "2.1.29", "Precedence": "list", "List-Id": "DPDK patches and discussions <dev.dpdk.org>", "List-Unsubscribe": "<https://mails.dpdk.org/options/dev>,\n <mailto:dev-request@dpdk.org?subject=unsubscribe>", "List-Archive": "<http://mails.dpdk.org/archives/dev/>", "List-Post": "<mailto:dev@dpdk.org>", "List-Help": "<mailto:dev-request@dpdk.org?subject=help>", "List-Subscribe": "<https://mails.dpdk.org/listinfo/dev>,\n <mailto:dev-request@dpdk.org?subject=subscribe>", "Errors-To": "dev-bounces@dpdk.org" }, "content": "This patchset add rte_flow support for cpfl driver.\nIt depends on the following patch set:\nhttp://patchwork.dpdk.org/project/dpdk/cover/20230816150541.144532-1-beilei.xing@intel.com/\n\nWenjing Qiao (4):\n net/cpfl: parse flow parser file in devargs\n net/cpfl: add flow json parser\n net/cpfl: add FXP low level implementation\n net/cpfl: setup ctrl path\n\nYuying Zhang (4):\n net/cpfl: set up rte flow skeleton\n net/cpfl: add fxp rule module\n net/cpfl: add fxp flow engine\n net/cpfl: add flow support for representor\n\n doc/guides/nics/cpfl.rst | 45 +\n doc/guides/rel_notes/release_23_11.rst | 1 +\n drivers/net/cpfl/cpfl_actions.h | 858 +++++++++++\n drivers/net/cpfl/cpfl_controlq.c | 803 ++++++++++\n drivers/net/cpfl/cpfl_controlq.h | 75 +\n drivers/net/cpfl/cpfl_ethdev.c | 390 ++++-\n drivers/net/cpfl/cpfl_ethdev.h | 109 ++\n drivers/net/cpfl/cpfl_flow.c | 339 +++++\n drivers/net/cpfl/cpfl_flow.h | 85 ++\n drivers/net/cpfl/cpfl_flow_engine_fxp.c | 603 ++++++++\n drivers/net/cpfl/cpfl_flow_parser.c | 1769 +++++++++++++++++++++++\n drivers/net/cpfl/cpfl_flow_parser.h | 220 +++\n drivers/net/cpfl/cpfl_fxp_rule.c | 297 ++++\n drivers/net/cpfl/cpfl_fxp_rule.h | 68 +\n drivers/net/cpfl/cpfl_representor.c | 29 +\n drivers/net/cpfl/cpfl_rules.c | 126 ++\n drivers/net/cpfl/cpfl_rules.h | 306 ++++\n drivers/net/cpfl/cpfl_vchnl.c | 144 ++\n drivers/net/cpfl/meson.build | 14 +\n 19 files changed, 6280 insertions(+), 1 deletion(-)\n create mode 100644 drivers/net/cpfl/cpfl_actions.h\n create mode 100644 drivers/net/cpfl/cpfl_controlq.c\n create mode 100644 drivers/net/cpfl/cpfl_controlq.h\n create mode 100644 drivers/net/cpfl/cpfl_flow.c\n create mode 100644 drivers/net/cpfl/cpfl_flow.h\n create mode 100644 drivers/net/cpfl/cpfl_flow_engine_fxp.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.c\n create mode 100644 drivers/net/cpfl/cpfl_flow_parser.h\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.c\n create mode 100644 drivers/net/cpfl/cpfl_fxp_rule.h\n create mode 100644 drivers/net/cpfl/cpfl_rules.c\n create mode 100644 drivers/net/cpfl/cpfl_rules.h" }{ "id": 107, "url": "